

ECE 271: SNES Decoder Design Project

Group 24

WeiHao Kuang, Juwan Forman, Suyang Liu, Yue Fan, Chih-Hsuan Su

June 8, 2018

Contents

1	Project Description	1
2	High Level Description	2
2.1	Hardware Diagram and FPGA Floor Plan	2
2.2	Clock Counter	4
2.2.1	Clock Counter Simulation	4
2.3	Button Encoder	4
2.3.1	Button Encoder Simulation	5
2.4	Keyboard Decoder	5
2.4.1	PS2 Keyboard Decoder (serial in parallel out shift register)	5
2.4.2	State machine For PS2 Keyboard	6
2.4.3	State Diagram for PS2 State Machine	7
2.5	IR Decoder	7
2.5.1	High	8
2.5.2	Low	8
2.5.3	Reader	9
2.5.4	Button Encoder	9
2.5.5	IR Decoder Simulation	11
2.6	Input Selector	12
2.6.1	State Machine	13
2.6.2	3:1 Multiplexer	13
2.6.3	Input Selector Simulations	14
2.7	SNES Controller	14
2.7.1	SNES Button Reader	15
2.7.2	SNES Shift Register	15
2.7.3	SNES Controller Simulation	16
2.8	SNES Console (Reader)	17
2.8.1	SNES Console (Reader) Simulation	18
3	Top Level Hardware simulation	18
A	System Verilog Files	20
A.1	Counter System Verilog Files	20
A.2	Button Encoder System Verilog Files	20
A.3	PS2 Keyboard Decoder System Verilog Files	21
A.4	IR Decoder System Verilog Files	22
A.5	Input Selector System Verilog Files	28
A.6	SNES Controller System Verilog Files	29
A.7	SNES Console System Verilog Files	31

A.8	Top Level System Verilog Files	33
B	Simulation Files (Do scripts)	35
B.0.1	Counter Do Files	35
B.0.2	Button Encoder Do File	35
B.0.3	PS2 Keyboard Decoder Do File	35
B.0.4	IR Decoder Do Files	36
B.0.5	Input Selector Do Files	36
B.0.6	SNES Controller Do Files	36
B.0.7	SNES Console Do Files	38
B.0.8	Top Level Logic Do Files	38

1 Project Description

The purpose of this project is to design a decoder using the FPGA to translate signals provided from an 12-bit button board, a PS/2 keyboard, and an IR remote to operate a Super Nintendo Entertainment System (SNES). The signals provided from the chosen 3 sources will be translated to emulate a standard SNES controller.

The SNES is a 16 bit video game console introduced in 1990, adding X and Y buttons next to the original A and B buttons, as well as two shoulder buttons.[1] The increased bit size allows use of up to 16 buttons, however only 12 are utilized. The connector to the controller has 7 pins, however only 5 are used. Figure 1 shows the utilized pins and their connections.¹




Figure 1: SNES controller pinout¹

The SNES controller reports the state of all buttons at a frequency of 60Hz. Every frequency cycle, the CPU sends a 12us positive signal over LATCH to instruct the controller to report all button states. After a delay of 6 us, the CPU sends 16 negative pulses with a 6us width and 6us delay over the CLOCK pin. The controller sends each button state serially on the rising edge of each clock pulse over the DATA pin. The SNES reads the serial data on each falling edge of the clock. Because the clock pulse is negative, the first data bit cannot be driven on the rising edge of the clock pulse and instead must be driven earlier on the falling edge of the latch.

The SNES sends a total of 16 pulses per latch cycle, however only 12 are utilized. Each pulse represents the state of a specific button. Table 1 shows the corresponding button reported for each pulse.

Pulse	Button
1	B
2	Y
3	Start
4	Select
5	Up
6	Down
7	Left
8	Right
9	A
10	X
11	L
12	R

Table 1: Button clock pulse assignment

¹<https://gamefaqs.gamespot.com/snes/916396-super-nintendo/faqs/5395>

This design will adapt an 8-bit button board, a PS/2 keyboard, or an IR remote to control an SNES. The design will read from a single input at any given time and use a button to switch between all three inputs.

The output for the design will match a standard SNES controller connector and emulate the behavior of an SNES controller.

2 High Level Description

Figure 2 shows the full block diagram.

Inputs: This top level logic block reads a PS2 Keyboard, IR signal, and 8-bit button board inputs with a select feature that can alternate between which input is used.

Outputs: The output of this logic block will be button signals that will be sent to the SNES reader which will register button presses that correspond directly to the buttons on a traditional SNES controller.

This design consists of 6 logic modules that connect the input to the outputs. The IR decoder, keyboard decoder, and button encoder translates all three input sources into the same hex code, allowing an input selector to switch between the three input sources at will.




Figure 2: Full SNES controller block diagram

2.1 Hardware Diagram and FPGA Floor Plan

The hardware layout of the FPGA consists of connections to the button board, PS/2 keyboard, and IR controller. Figure 3 shows the hardware layout of the entire setup.

The button board takes the largest amount of connectors since each button requires its own data path. The button board connects 12 button pins to 12 pins on the FPGA. A single pin ties the button board to ground.

The PS/2 keyboard has two connections to the FPGA, as well as a 5V connector and ground. One of the connections to the FPGA is CLOCK, while the other is DATA. With each button press,

the PS/2 keyboard sends 8 bit data packages serially over the DATA line in sync with a signal sent over CLOCK.

The IR has a single connection to the FPGA as well as a 3.3V and a GND pin. The IR receiver receives IR signals and passes the data serially over a single bit data line. The rest of the processing and decoding is done over the FPGA.




Figure 3: Full Hardware Diagram




Figure 4: Full Hardware Diagram

2.2 Clock Counter

The clock counter takes the operating frequency of the FPGA and converts it to a lower frequency. The IR receiver is the only module in the FPGA that requires an internal clock. The clock counter counts through clock cycles and increments a counter that oscillates a signal at approximately 38KHz.

Inputs: 2.08MHz FPGA system clock

outputs: 38KHz clock




Figure 5: Clock Counter block diagram

2.2.1 Clock Counter Simulation

The clock counter simulation is done by simulating an input clock of 2.08MHz. By dividing 2.08MHz by 38KHz, the result is that the output clock should increment every 55 system clocks.

A clock rate of approximately 2.08MHz is inputted into the clock in.




Figure 6: Clock counter simulation

2.3 Button Encoder

The button encoder accepts 12 separate button inputs over a 12 bit parallel data line. For each button that is pressed, the button encoder translates that specific button into a corresponding 8-bit hex value. The hex values are listed in Figure 2.

Inputs: 12-bit parallel data in from a 12 button board.

output: 8-bit hex value.




Figure 7: Button encoder block diagram

2.3.1 Button Encoder Simulation

Each button is active low and outputs a value of 0 when pressed. Each button pressed is simulated by forcing a value of zero through each data line. The resulting data out is a predetermined 8-bit hex value.




Figure 8: Button encoder simulation

2.4 Keyboard Decoder

The keyboard module will be used to decode the waveform that will be sent by the PS2 keyboard on a button press. The waveform will be sent via a data line that is one bit, and will have a waveform that will be read using the clock signal that is generated by the on board clock oscillator on the PS2 keyboard. In doing so the decoded value will be then be sent to the input selector from figure 20 which will be used to pass an 8-bit hexa-decimal value to the SNES controller.

Inputs: The input of the PS2 keyboard is one bit serial data that will get shifted in with a clock signal.

Output: The output of the PS2 decoder will be 8-bit hexa-decimal thats used for determining what button what pressed on the SNES controller.

2.4.1 PS2 Keyboard Decoder (serial in parallel out shift register)

The shift register is essentially the decoder for the PS2 in that is essentially takes in the wave form generated by the keyboard and stores the 8 data bits that correspond to a key on the board. And then sends that signal to an input selector from figure 20 which will then send the appropriate signal so that the keyboard press can be recognized as a button press corresponding to the SNES controller layout.

Inputs: The inputs to the PS2 decoder module is data and clock from the keyboard.

Outputs: The decoder module will output a 8-bit hexa-decimal value.




Figure 9: PS2 Keyboard Decoder Module




Figure 10: PS2 Keyboard Decoder Shift Register Module

2.4.2 State machine For PS2 Keyboard

The state machine that will running the decoder will have 6 states: idle, start-bit, data-read bit, stop-read bit and verify bit and send bit. Using these 6 states the shift register will take in 8-bits of information, once the data is collected the the verification state will kick in and also in this state the information will be sent if the if the verification process is successful. Also the 3rd state of this state machine is also used to register that if a button is pressed and held it will catch that and directly goes to verification if a buttons is held.

Input: PS2 clock, which will be used to determine the states.

Output: The state of the machines will be outputted to the shift register, the signal will be in a for form of a 3 bit bus.




Figure 11: PS2 Keyboard Decoder Shift Register Module

2.4.3 State Diagram for PS2 State Machine




Figure 12: PS/2 Keyboard State Diagram

Figure 12 shows the 7-state state diagram used for the decoding of the PS2 keyboard waveforms, using this diagram the state machines states how what should happen at each start and how to get to each state will be shown on this diagram.

2.5 IR Decoder

This section describes the functioning for a remote a control. Remote controls send out signals via an infrared square wave. At the wave peak (1), the remote is off, and at wave trough (0), the remote is sending out a signal. The wavelength of the wave determines the logical one or zero which is sent out of the remote. Each button on the remote possesses a distinct signal which are set at along the wave in chains of thirty-two bits. Only the last eight bits are used which are then forwarded as inputs to the module. These are individually coded and designed to be implemented




Figure 13: Block Diagram

with corresponding keys on the SNES.

Input: The input of the IR top module is the din value from the IR remote

Output: The output of the IR top module is an 8-bit hexa-decimal number that will be sent to the input selector.

2.5.1 High



Figure 14: Block Diagram

The High count module for incrementing high count when the IR input is HIGH. This module needs input the value for the input number which is din, and the clock. It will output the 14-bit number for record the high. Adding some value like active to remember when should the count work, and the using the right to save the right state. Every time the input number from 0 to 1, the active should become 1. This means change the state change to active, and it can start count the high value.

Input: The the input is a single bit serial, is based from a waveform from the IR.

Output: The output of this module is an 14-bit number.

2.5.2 Low

Module for incrementing low count when the IR input is LOW. This module is very same like the high count module. For this module, it also needs input numbers and the clock. The module will output the low count value. This part also has active and right for saving the state. When the



Figure 15: Block Diagram

input numbers for 1 to the 0, the active become 1, and it start count the number for low. After the work, the low value will save the count numbers and pass it.

Input: The input is a single bit serial, is based from a waveform from the IR.

Output: The output of this module is an 14-bit number.

2.5.3 Reader

The reader receives inputs from the high and low counts and sends a signal onwards to the button encoder. The clock input exists to control and differentiate between the two inputs. It is an input for the instantiated finite state machine.

Input: The inputs are 2 individual 14 bit buses, from the high and low modules. It also takes in a clock signal and a reset signal as well.

Output: The output of this module is an 32-bit number that will get inputted into the button encoder module.




Figure 16: Block Diagram

2.5.4 Button Encoder

The button encoder takes in a 32 bit but uses only eight of those 32 bits. Depending on the binary input received by the encoder, a distinct code is sent onwards to the SNES. Each code received by the encoder corresponds to one on the SNES encoder. These values sent onwards and interpreted by the subsequent modules.

Input: The input of this module is a 32-bit signal input.




Figure 17: Block Diagram

Output: The output of this module will be encoded into an output that will.

2.5.5 IR Decoder Simulation

There are three sections to this simulation. The first segment, (all the sections above straight blue lines) are the inputs from the infrared square wave. These are further processed by the second column, which consists of those individually selected button board. The last column shows all the relevant outputs.




Figure 18: IR Module Simulation

2.6 Input Selector

The input selector allows the system to switch between the three input sources connected to the FPGA. An 8-bit 3 input multiplexer allows all three sources to transmit an 8-bit hex value but only allows one to be active at a time. A state machine alternates between three different states on the falling edge of an active low button press.

Input: 8-bit input from IR, PS/2, button board. Select signal. Reset signal.

Output: 8-bit output.

The input selector has a total of 3 states shown in Figure 19.




Figure 19: Input Selector States

Figure 20 shows the top module




Figure 20: Input Selector Top Module

2.6.1 State Machine

The state machine takes in a single bit select signal that serves as the falling edge to transition states. A reset signal initiates the module and sets the button board as the initial mode of input. Up to 3 states exist, requiring a 2-bit output value.

Inputs: Single bit select, single bit reset.

Outputs: 2-bit state.




Figure 21: Input Selector State Machine

To simulate the state machine, the module is first initiated with a reset signal. A select signal oscillates at an arbitrary frequency to demonstrate each state change.




Figure 22: Input Selector State Machine Simulation

2.6.2 3:1 Multiplexer

An 3:1 multiplexer allows the state machine to select between three different inputs. Because each input module outputs the same 8-bit hex value, an 3:1 multiplexer allows easy switching between input sources.

Input: 8-bit IR, PS/2, and button in. 2-bit state.

Output: 8-bit value.




Figure 23: Input Selector 8-bit Multiplexer

The 3:1 multiplexer is simulated by arbitrarily providing different values to each 8-bit input. Three states are cycled through to show that the output changes respectively.




Figure 24: Input Selector 8-bit Multiplexer Simulation

2.6.3 Input Selector Simulations

The full input selector is simulated by supplying an arbitrary hex value to each 8-bit input. The reset signal is sent initially to initialize the state machine.




Figure 25: Input Selector Top Module Simulation

2.7 SNES Controller

This block diagram on figure 26 illustrates the top level logic for how the SNES controller is connected internally, where there is a button reader and the shift register are connected to mimic the operations of traditional SNES controller. The way that the SNES controller works is by having 2 signals coming into the controller; the first one being a clock signal that pulses 16 times, where on every falling edge the data that is in the shift register of the controller is sampled by the SNES console. The that is and latch signal that are active low. The second signal that is sent to the controller is the latch signal which is around 60 Hz that is around 12 microseconds wide, this signal tells that controller's shift register when to send the button states (or the current button pressed) to the SNES Console where the buttons will be read.[2]

Input: The input for figure 26 is an 8-bit hexa-decimal signal that corresponds to a button press on the SNES controller, the input signal comes from the input selector in figure 20 where the signal is chosen based on what the user wants.

Output: The output for figure 26 is a serial bit by bit output into the SNES reader that will be responsible for interpreting button presses, each of the 12-bits that are transferred have the are values that signify whether a button is pressed or idle. Zero signifying a button press and One signifying a button idle state, since the SNES console runs on active low logic. [2]




Figure 26: SNES Controller Block

2.7.1 SNES Button Reader

The block diagram in figure 27 is the button reader part of the SNES block which is responsible for interpreting the signals from the inputs: PS2 keyboard, IR remote, or the 8-bit button board.

Input: The input for figure 27 is an 8-bit hexa-decimal signal that is sent by the figure 20 which is the module that is responsible for selecting when input to use.

Output: This output for figure 27 is a 12-bit number that is responsible for showing which button of the SNES controller is being pressed.




Figure 27: SNES Controller Block

2.7.2 SNES Shift Register

Figure 28 is the block diagram that is responsible for taking the parallel output of the button reader from figure 27 and then based on a clock signal and latch signal are inputted from the SNES console it will serially shift out a button signal based on the clock edge, which will in turn get translated into a button press of the SNES controller.

Input: The input for figure 28 is a 12-bit signal that is outputted from the button reader from figure 27, also this block gets a clock signal and latch signal that will be coming from SNES Reader (Emulated SNES Console) in figure 32 which will be responsible for serially outputting the buttons that were pressed on the SNES button reader module. And also there is a reset input that is responsible for clearing the current signals in the shift register so that values are known.

Output: The output of the shift register inside the SNES controller is a dout which is the bit that has information that is serially transmitted into the the dataYellow of the SNES console.




Figure 28: SNES Shift Register Block

2.7.3 SNES Controller Simulation




Figure 29: SNES Buttons Reader Simulation

Figure 29 above is a simulation of the button reader block which shows that the output based on the 12-bit input from the input selector from figure 20 which can choose which input mechanism is used.




Figure 30: SNES Shift Register Simulation

Figure 30 is the ModelSim simulation of the shift register that is used in the the SNES controller, this simulation is shows the output as a parallel bus load from the button reader from 27. The output sout is "0" when the that button is pressed and "1" when the button is released.




Figure 31: SNES Controller Block Simulation

Figure 31 is the ModelSim simulation of the whole SNES controller where all of the leads and connection are connected like the block diagram shown in 26. This ModelSim simulation shows that the SNES controller block functions as intend for the design needs.

All of the DO files that are associated with the the simulation of the SNES Controller module and inner modules will can be found in the Appendix at the end of the report.

2.8 SNES Console (Reader)

In figure 32 the block diagram shows an emulated version of the SNES console, the emulated version of the console works by interfacing for the controller and requesting the state of the buttons pressed via a clock and latch signal that are both active low.

Inputs: dataYellow which is the serial bit that get inputted into the SNES console on every clock edge of the SNES clock signal, this data input is shifted serially from the SNES shift register from figure 28 using a clock and latch signal to interface with the shift register that is in the SNES controller.[3]

Outputs: In SNES console module there is the SNES clock output, the latch output both of which are used for shifting the data from the shift register from figure 28. Along with that there are 12 other output signals where each one represents an actual button press on the actual SNES controller.




Figure 32: SNES Console Block

2.8.1 SNES Console (Reader) Simulation




Figure 33: SNES Console Block

Figure 33 is the ModelSim simulation of the SNES console that is responsible for reading the inputs from the SNES shift register from figure 28, the outputs of the SNES console should be "0" if the button is logically pressed and "1" if the button is at an idle state.

3 Top Level Hardware simulation




Figure 34: Top Level Simulation with only Button Board

Figure reffig:Topbutsim is a top level hardware simulation that tests how all of the module works when they are all put in and interfaced with one another. In this simulation there only the the button board is used and because the initial state of the input selector is using the button input, and the state only changes when there are pulses initiated by the button board.




Figure 35: Simulation of every module

Figure reffig:Topeverysim is the ModelSim simulation of the top level hardware block with every module included where and the is shows the input selector cycling through its states where "0" is the button board, "1" is the PS2 Keyboard and "3" is the IR remote.

A System Verilog Files

A.1 Counter System Verilog Files

Counter System Verilog

```
1 module clock_counter(  
2     input logic clk_in, //2.08MHz  
3     input reset,  
4  
5     output logic clk_out  
6 );  
7  
8     logic [5:0] count; //count to a max value of 63  
9  
10    always_ff @ (posedge clk_in, negedge reset)  
11        begin  
12        count <= count + 1;  
13        if (!reset)  
14            begin  
15            clk_out <= 0;  
16            count <= 0;  
17        end  
18        else  
19            if (count >= 55) //freq out of  
20                38KHz, flip count approx  
21                every 55 cycles  
22                begin  
23                    clk_out <= ~  
24                    clk_out;  
25                    //Flip  
26                    slow clock  
27                    count <= 0;  
28  
29                    //  
30                    Reset the  
31                    counter  
32                end  
33            end  
34        end  
35 endmodule
```

A.2 Button Encoder System Verilog Files

Button Encoder Module

```
1 module button_encoder(  
2     input logic [11:0] din,  
3  
4     output logic [7:0] dout  
5 );  
6  
7     always_comb  
8         begin  
9             if (!din[11]) begin  
10                 dout = 8'h1D;  
11             end  
12             else if (!din[10]) begin
```

```

13             dout = 8'h1C;
14         end
15         else if (!din[9]) begin
16             dout = 8'h23;
17         end
18         else if (!din[8]) begin
19             dout = 8'h1B;
20         end
21         else if (!din[7]) begin
22             dout = 8'h3B;
23         end
24         else if (!din[6]) begin
25             dout = 8'h43;
26         end
27         else if (!din[5]) begin
28             dout = 8'h42;
29         end
30         else if (!din[4]) begin
31             dout = 8'h4B;
32         end
33         else if (!din[3]) begin
34             dout = 8'h2C;
35         end
36         else if (!din[2]) begin
37             dout = 8'h35;
38         end
39         else if (!din[1]) begin
40             dout = 8'h15;
41         end
42         else if (!din[0]) begin
43             dout = 8'h44;
44         end
45         else begin
46             dout = 8'h00;
47         end
48     end
49
50 endmodule

```

A.3 PS2 Keyboard Decoder System Verilog Files

Keyboard Decoder Shift Register

```

1 module shift(input logic din, input logic clk, output logic [7:0] dout)
2     ;
3     logic [10:0] s_reg;
4     logic hold;
5     logic [7:0] memory;
6     /*logic clk;
7     OSCH #("2.08") osc_int(
8         .STDBY(1'b0),
9         .OSC(clk),
10        .SEDSTDBY()
11    );*/
12    always @(negedge clk) begin
13        s_reg <= {s_reg[9:0], din};
14        if (s_reg[10] == 0) begin
15            if (s_reg[9:2] == 8'b00001111) begin

```



```

15         hold = 1;
16         dout <= 0;
17         memory <= 0;
18         s_reg <= {10'b0,1'b0};
19     end
20 else if (hold != 1) begin
21     dout <= {s_reg[2], s_reg
22             [3], s_reg[4], s_reg
23             [5], s_reg[6], s_reg
24             [7], s_reg[8], s_reg
25             [9]};
26     memory <= {s_reg[2],
27               s_reg[3], s_reg[4],
28               s_reg[5], s_reg[6],
29               s_reg[7], s_reg[8],
30               s_reg[9]};
31     s_reg <= {10'b0,1'b0};
32 end
33 else if (hold == 1) begin
34     dout <= 11'b0;
35     memory <= 11'b0;
36
37     s_reg <= {10'b0,1'b0};
38     //hold <= 0;
39 end
40 else begin
41     dout <= {s_reg[2], s_reg
42             [3], s_reg[4], s_reg
43             [5], s_reg[6], s_reg
44             [7], s_reg[8], s_reg
45             [9]};
46     memory <= {s_reg[2],
47               s_reg[3], s_reg[4],
48               s_reg[5], s_reg[6],
49               s_reg[7], s_reg[8],
50               s_reg[9]};
51     s_reg <= {10'b0,1'b0};
52
53     hold = 0;
54 end
55 end
56 else begin
57     dout <= memory;
58 end
59 end
60 endmodule

```

A.4 IR Decoder System Verilog Files

Button Decoder

```

1 //IR
2 // button_decoder.sv
3 //
4 // Decodes 32 bit decoded result from the IR component further

```

```

5  // into 12 possible buttons inputs for our SNES encoder
6  //
7
8  module bu_deco(
9      input logic [31:0] num,
10     output logic [7:0] buttons
11 );
12
13     logic [7:0] IRdata;
14
15     always_comb
16     begin
17         IRdata <= num[31:24];
18
19         // determine if any of the 12 buttons we're
20         // looking for were pressed
21         case (IRdata)
22             // SNES BUTTON / IR BUTTON
23             // B / 6
24             8'b11111010:
25                 buttons = 8'b00000001;
26
27             // Y / 5
28             8'b11101000:
29                 buttons = 8'b00000010;
30
31             // Up
32             8'b11101000:
33                 buttons = 8'b00000100;
34
35             // Down
36             8'b11100111:
37                 buttons = 8'b00001000;
38
39             // up / up
40             8'b10110101:
41                 buttons = 8'b00010000;
42
43             // Down / Down
44             8'b10111001:
45                 buttons = 8'b00100000;
46
47             // Left / Left
48             8'b11100001:
49                 buttons = 8'b01000000;
50
51             // Right / Right
52             8'b11100000:
53                 buttons = 8'b10000000;
54
55             // A / 4
56             8'b11111011:
57                 buttons = 8'b00010001;
58
59             // X / 0
60             8'b11110011:
61                 buttons = 8'b00100001;

```

```

62         // L / 2
63         8'b11111110:
64             buttons = 8'b01000001;
65
66         // R / 8
67         8'b11110110:
68             buttons = 8'b10000001;
69
70
71         default:
72             buttons = 8'b00000000;
73     endcase
74 end
75 endmodule

```

High Count

```

1  // IR
2  // high counter
3  //
4  //
5  // Module for incrementing high count when the ir input is HIGH
6  //
7
8  module high(
9      input logic innum,
10     input logic clock,
11     output logic [13:0] high
12 );
13     // whether this count is active
14     logic active;
15
16     logic [13:0] right;
17
18     always_ff@(posedge innum)
19         begin
20             active <= 1;
21             right <= 0;
22         end
23
24
25     always_ff@(negedge innum)
26         begin
27             active <= 0;
28             high <= right;
29         end
30
31     always_ff@(posedge clock)
32         if (active)
33             right <= right + 1;
34
35
36 endmodule

```

Low Count

```

1  // IR
2  // low count
3  //
4  // Module for incrementing low count when the ir input is LOW

```

```

5  //
6
7  module low(
8      input logic innum,
9      input logic clock,
10     output logic [13:0] low
11 );
12
13     logic active;
14
15     logic [13:0] right;
16
17     always_ff@(negedge innum)
18         begin
19             active <= 1;
20             right <= 0;
21         end
22
23     always_ff@(posedge innum)
24         begin
25             active <= 0;
26             low <= right;
27         end
28
29     always_ff@(posedge clock)
30         if (active)
31             right <= right + 1;
32
33
34 endmodule

```

IR Reader

```

1  //IR
2  // reader
3  //
4  //
5
6
7  module reader(
8      input logic re_data,
9      input logic [13:0] high,
10     input logic [13:0] low,
11     input logic clock,
12     output logic [31:0] out_deco
13 );
14
15
16     typedef enum logic [1:0] {S0,S1,S2} statetype;
17
18     statetype [1:0] state, statel;
19
20     logic [4:0] readB;
21
22
23     always_ff @ (posedge clock, posedge re_data)
24         if (re_data) state <= S0;
25         else          state <= statel;
26

```

```

27
28     always_comb
29         begin
30             case (state)
31                 S0:
32
33                     if (low < 8000)
34                         state1 <= S1;
35                     else
36                         state1 <= S0;
37
38                 S1:
39                     if (high < 4000)
40                         begin
41                             readB <= 0;
42                             out_deco <= 0;
43                             state1 <= S2;
44                         end
45                     else
46                         state1 <= S0;
47
48                 S2:
49                     begin
50                         if (high > 1500 && high
51                             < 1650)
52                             begin
53                                 out_deco
54                                     [
55                                         readB
56                                     ]
57                                     <=
58                                     1;
59                                 readB
60                                     ++;
61                             end
62
63                         if (high > 650 && high <
64                             500)
65                             begin
66                                 out_deco
67                                     [
68                                         readB
69                                     ]
70                                     <=
71                                     0;
72                                 readB
73                                     ++;
74                             end
75
76                         if (readB < 31)
77                             state1 <= S2;
78                         else
79                             state1 <= S0;
80                     end
81
82                 default: state1 <= S0;

```

```

71
72                                     endcase
73                                 end
74                                //assign out_deco =
75    endmodule

Top-Level

1  //IR
2  // module.sv
3  //
4  //
5  //
6
7  module IR(
8      input logic innum,
9      input logic inclock,
10     input logic re_data,
11     output logic [7:0] data
12 );
13
14     // internal 6 bit counter & 3 bits of state
15     //logic [5:0] count;
16     //logic [1:0] state;
17
18     logic [13:0] high;
19     logic [13:0] low;
20
21     logic [31:0] buttonsdecoder;
22
23     // handle high bit count
24     high hc(
25
26         .innum(innum),
27         .clock(inclock),
28         .high(high)
29     );
30
31     // handle low bit count
32     low ic(
33
34         .innum(innum),
35         .clock(inclock),
36         .low(low)
37     );
38
39     // handle state machine reader
40     reader re(
41
42         .re_data(re_data),
43         .high(high),
44         .low(low),
45         .clock(inclock),
46         .out_deco(buttonsdecoder)
47     );
48
49
50     bu_deco deco(
51         .num(buttonsdecoder),

```

```

52         .buttons(data)
53     );
54
55 endmodule

```

A.5 Input Selector System Verilog Files

Input Selector State Machine Module

```

1  module state_machine(
2      input logic select , reset ,
3
4      output logic [1:0] state
5          );
6
7      logic [1:0] state_n;
8
9      parameter S0 = 2'b00;
10     parameter S1 = 2'b01;
11     parameter S2 = 2'b10;
12
13     always_ff @ (negedge select , negedge reset)
14         begin
15             if (!reset)
16                 state = S0;
17             else
18                 state = state_n;
19         end
20
21     always_comb
22         case (state)
23             S0: state_n = S1;
24             S1: state_n = S2;
25             S2: state_n = S0;
26         endcase
27 endmodule

```

Input Selector 3:1 Multiplexer Module

```

1  module multiplexer8(
2      input logic [7:0] IR_in ,
3      input logic [7:0] PS2_in ,
4      input logic [7:0] button_in ,
5      input logic [1:0] state ,
6
7      output logic [7:0] dout
8          );
9
10     parameter S0 = 2'b00;
11     parameter S1 = 2'b01;
12     parameter S2 = 2'b10;
13
14     always_comb
15         case (state)
16             S0: dout = button_in;
17             S1: dout = PS2_in;
18             S2: dout = IR_in;
19         endcase

```

```
20 endmodule
```

Input Selector Top Module

```
1 module input_selector(  
2     input logic [7:0] IR_in,  
3     input logic [7:0] PS2_in,  
4     input logic [7:0] button_in,  
5     input logic select, reset,  
6  
7     output logic [7:0] dout  
8 );  
9  
10    logic [1:0] state;  
11  
12    state_machine sml(  
13        .select(select),  
14        .reset(reset),  
15        .state(state));  
16  
17    multiplexer8 mux1(  
18        .IR_in(IR_in),  
19        .PS2_in(PS2_in),  
20        .button_in(button_in),  
21        .state(state),  
22        .dout(dout));  
23 endmodule
```

A.6 SNES Controller System Verilog Files

SNES Button Reader

```
1 module button_signal (  
2     input logic [7:0] in_bit,  
3     input logic reset_n,  
4     output logic [11:0] data2  
5 );  
6  
7  
8 parameter W = 8'h1d;  
9 parameter A = 8'h1c;  
10 parameter S = 8'h23;  
11 parameter D = 8'h1b;  
12 parameter i = 8'h43;  
13 parameter k = 8'h42;  
14 parameter j = 8'h3b;  
15 parameter l = 8'h4b;  
16 parameter Sel_t = 8'h2c;  
17 parameter Start_y = 8'h35;  
18 parameter L_q = 8'h44;  
19 parameter R_o = 8'h15;  
20  
21  
22  
23  
24    always_comb  
25  
26        if (!reset_n)
```



```

27         data2 <= 1;
28     else
29         case( in_bit )
30
31             k: data2[0] <= 1'b0;
32             j: data2[1] <= 1'b0;
33             Sel_t: data2[2] <= 1'b0;
34             Start_y: data2[3] <= 1'b0;
35             W: data2[4] <= 1'b0;
36             S: data2[5] <= 1'b0;
37             A: data2[6] <= 1'b0;
38             D: data2[7] <= 1'b0;
39             l: data2[8] <= 1'b0;
40             i: data2[9] <= 1'b0;
41             L_q: data2[10] <= 1'b0;
42             R_o: data2[11] <= 1'b0;
43             default: data2 <= 1'b1;
44
45         endcase
46
47
48
49
50 endmodule

```

SNES Shift Register

```

1 module shiftreg #(parameter N = 12) (
2     input logic clk,
3     input logic latch, reset_n,
4     input logic [N-1:0] d,
5     output logic sout
6
7 );
8     always_ff @(posedge clk)
9
10
11         if (!reset_n)
12             sout = 0;
13
14         else if (!latch)
15
16             sout = d[N-1];
17
18
19 endmodule

```

SNES Controller Top Module

```

1 module controller_top (
2     input logic [7:0] in_bit,
3     input logic reset_n,
4     input logic clk,
5     input logic latch,
6     output logic sout
7 );
8
9     logic [11:0] d;
10
11

```

```

12         button_signal dank (
13             .in_bit(in_bit),
14             .reset_n(reset_n),
15             .data2(d)
16         );
17
18         shiftreg dank1 (
19             .clk(clk),
20             .latch(latch),
21             .d(d),
22             .sout(sout)
23         );
24
25     endmodule

```

A.7 SNES Console System Verilog Files

SNES Reader Module

```

1  module SNES_reader(
2      input logic dataYellow,
3      input logic clock,
4      input logic reset_n,
5      output logic latchOrange,
6      output logic clockRed,
7      output logic up,
8      output logic down,
9      output logic left,
10     output logic right,
11     output logic start,
12     output logic select,
13     output logic a,
14     output logic b,
15     output logic x,
16     output logic y,
17     output logic R,
18     output logic L
19 );
20 logic [4:0] count;
21
22 Counter4 instance1 (
23     .clk                (clock),
24     .reset_n            (reset_n),
25     .count               (count)
26 );
27
28 SNES_ClockStateDecoder instance2 (
29     .controllerState    (count),
30     .SNES_clk           (clockRed)
31 );
32
33 SNES_LatchStateDecoder instance3 (
34     .controllerState    (count),
35     .SNES_Latch         (latchOrange)
36 );
37
38 SNES_DataReceiverDecoder instance4 (
39     .dataYellow          (dataYellow),

```

```

40     .reset_n          (reset_n),
41     .controllerState  (count),
42     .readButtons      ({b, y, select, start, up, down, left, right, a,
        x, L, R})
43 );
44 endmodule
45
46
47 module Counter4(
48     input logic clk, reset_n,
49     output logic [4:0] count);
50
51     always_ff @ (posedge clk, negedge reset_n)
52         if (!reset_n) count <= 5'b0_0000;
53         else count <= count + 1;
54 endmodule
55
56
57 module SNES_LatchStateDecoder(
58     input logic [4:0] controllerState,
59     output logic SNES_Latch);
60
61     always_comb
62         case(controllerState)
63             5'b0_0000: SNES_Latch = 1;
64             default: SNES_Latch = 0;
65         endcase
66 endmodule
67
68
69 module SNES_ClockStateDecoder(
70     input logic [4:0] controllerState,
71     output logic SNES_clk);
72
73     always_comb
74         case (controllerState)
75             5'b0_0010: SNES_clk = 1;
76             5'b0_0100: SNES_clk = 1;
77             5'b0_0110: SNES_clk = 1;
78             5'b0_1000: SNES_clk = 1;
79             5'b0_1010: SNES_clk = 1;
80             5'b0_1100: SNES_clk = 1;
81             5'b0_1110: SNES_clk = 1;
82             5'b1_0000: SNES_clk = 1;
83             5'b1_0010: SNES_clk = 1;
84             5'b1_0100: SNES_clk = 1;
85             5'b1_0110: SNES_clk = 1;
86
87             default: SNES_clk = 0;
88         endcase
89 endmodule
90
91
92 module SNES_DataReceiverDecoder(
93     input logic dataYellow,
94     input logic reset_n,
95     input logic [4:0] controllerState,
96     output logic [11:0] readButtons);

```

```

97
98     always_ff @ (posedge controllerState[0], negedge reset_n)
99         if (!reset_n) readButtons <= 11'b0;
100         else case(controllerState[4:0])
101
102             5'b0_0001: readButtons[11] <= dataYellow; //b button
103             5'b0_0011: readButtons[10] <= dataYellow; //y button
104             5'b0_0111: readButtons[9] <= dataYellow; //select button
105             5'b0_1001: readButtons[8] <= dataYellow; //start button
106             5'b0_1011: readButtons[7] <= dataYellow; //up button
107             5'b0_1101: readButtons[6] <= dataYellow; //down button
108             5'b0_1111: readButtons[5] <= dataYellow; //left button
109             5'b1_0001: readButtons[4] <= dataYellow; //right button
110             5'b1_0011: readButtons[3] <= dataYellow; //a button
111             5'b1_0101: readButtons[2] <= dataYellow; //x button
112             5'b1_0111: readButtons[1] <= dataYellow; //L button
113             5'b1_1001: readButtons[0] <= dataYellow; //R button
114
115             default: readButtons <= readButtons;
116         endcase
117
118     endmodule

```

A.8 Top Level System Verilog Files

```

1  module Top_lvl (
2      input logic IR,
3      input logic latch,
4      input logic SNES_clk,
5      input logic reset_n,
6      input logic [11:0] Button_board,
7      input logic select,
8      output logic data,
9      output logic [11:0] SNES_bus
10 );
11 logic IR_clk;
12 logic clk;
13 logic [7:0] PS2_transfer;
14 logic [7:0] IR_transfer;
15 logic [7:0] But_transfer;
16 logic [7:0] final_transfer;
17 logic [13:0] high;
18 logic [13:0] low;
19 logic [31:0] buttonsdecoder;
20
21
22
23 OSCH #("2.08") osc_int (          // "2.08" specifies the operating
    frequency, 2.08 MHz.

```

```

//
// Other
//
// clock
//
// frequency
//
// can

```

be
found
in
the
MachX02
,
s
documentat

```

25         .STDBY(1'b0), // Specifies
           active state
26         .OSC(clk), //
           Outputs clock signal to 'clk' net
27         .SEDSTDBY()); // Leaves
           SEDSTDBY pin unconnected*/
28
29
30 button_signal danky(
31     .in_bit(final_transfer),
32     .reset_n(reset_n),
33     .data2(SNES_bus)
34 );
35
36 shiftreg shifty (
37     .clk(SNES_clk),
38     .latch(latch),
39     .reset_n ( reset_n ),
40     .d(SNES_bus),
41     .sout(data)
42 );
43
44 clock_counter clocky(
45     .clk_in(clk),
46     .reset(reset_n),
47     .clk_out(IR_clock)
48 );
49
50
51 button_encoder dna (
52     .din(Button_board),
53     .dout(But_transfer)
54 );
55
56 IR dankmemes (
57     .innum(IR),
58     .inclock(clk),
59     .re_data(reset_n),
60     .data(IR_transfer)
61 );
62
63 input_selector instanbul (
64     .IR_in(IR_transfer),

```

```

65         .PS2_in(PS2_transfer),
66         .button_in(But_transfer),
67         .select(select),
68         .reset(reset_n),
69         .dout(final_transfer)
70
71     );
72
73 endmodule

```

B Simulation Files (Do scripts)

B.0.1 Counter Do Files

Do File for Counter

```

1 restart
2
3 force reset 0 0us, 1 1us
4 force clk_in 0 0ns, 1 240ns -r 480ns
5
6 run 10 us

```

B.0.2 Button Encoder Do File

Do File for Button Encoder

```

1 restart
2
3 force din 2#111111111111 0, 2#011111111111 10, 2#101111111111 20,
      2#110111111111 30, 2#111011111111 40, 2#111101111111 50,
      2#111110111111 60, 2#111111011111 70, 2#111111101111 80
4
5 run 90

```

B.0.3 PS2 Keyboard Decoder Do File

Do File for PS2 Keyboard Shift Register

```

1 vsim work.shift
2 add wave din
3 add wave clk
4 add wave hold
5 add wave s_reg
6 add wave memory
7 add wave dout
8 force din 0,1 0.05 ms,0 0.10 ms,1 0.15 ms,1 0.20 ms,1 0.25 ms,0 0.3 ms
      ,0 0.35 ms,0 0.4 ms,1 0.45 ms,1 0.5 ms
9 force din 0 0.55 ms,0 0.60 ms,0 0.65 ms,0 0.70 ms,0 0.75 ms,1 0.80 ms,1
      0.85 ms,1 0.9 ms,1 0.95 ms,1 1 ms, 1 1.05 ms
10 force din 0 1.1 ms,0 1.15 ms,0 1.2 ms,1 1.25 ms,1 1.3 ms,1 1.35 ms,0
      1.4 ms,0 1.45 ms,0 1.5 ms,1 1.55 ms,1 1.6 ms
11 force clk 1, 0 0.025 ms -r 0.05 ms
12 run 2 ms

```

B.0.4 IR Decoder Do Files

Do File for Top Level

```
1 add wave *
2 force num(31) 1 @ 100, 1 @ 200, 1 @ 300, 1 @ 400, 1 @ 500, 1 @ 600, 1
  @ 700, 1 @ 800, 1 @ 900, 1 @ 1000, 1 @ 1100, 1 @ 1200, 1 @ 1300, 1
  @ 1400
3 force num(30) 1 @ 100, 1 @ 200, 1 @ 300, 1 @ 400, 1 @ 500, 1 @ 600, 0
  @ 700, 0 @ 800, 1 @ 900, 1 @ 1000, 1 @ 1100, 1 @ 1200, 1 @ 1300, 1
  @ 1400
4 force num(29) 1 @ 100, 1 @ 200, 1 @ 300, 1 @ 400, 1 @ 500, 1 @ 600, 1
  @ 700, 1 @ 800, 1 @ 900, 1 @ 1000, 1 @ 1100, 1 @ 1200, 1 @ 1300, 1
  @ 1400
5 force num(28) 1 @ 100, 1 @ 200, 1 @ 300, 0 @ 400, 0 @ 500, 0 @ 600, 1
  @ 700, 1 @ 800, 0 @ 900, 0 @ 1000, 1 @ 1100, 1 @ 1200, 1 @ 1300, 1
  @ 1400
6 force num(27) 1 @ 100, 0 @ 200, 1 @ 300, 1 @ 400, 1 @ 500, 0 @ 600, 0
  @ 700, 1 @ 800, 0 @ 900, 0 @ 1000, 1 @ 1100, 0 @ 1200, 1 @ 1300, 0
  @ 1400
7 force num(26) 1 @ 100, 1 @ 200, 0 @ 300, 0 @ 400, 0 @ 500, 1 @ 600, 1
  @ 700, 0 @ 800, 0 @ 900, 0 @ 1000, 0 @ 1100, 0 @ 1200, 1 @ 1300, 1
  @ 1400
8 force num(25) 1 @ 100, 1 @ 200, 1 @ 300, 0 @ 400, 0 @ 500, 1 @ 600, 0
  @ 700, 0 @ 800, 0 @ 900, 0 @ 1000, 1 @ 1100, 1 @ 1200, 1 @ 1300, 1
  @ 1400
9 force num(24) 0 @ 100, 0 @ 200, 0 @ 300, 0 @ 400, 0 @ 500, 1 @ 600, 1
  @ 700, 1 @ 800, 1 @ 900, 0 @ 1000, 1 @ 1100, 1 @ 1200, 0 @ 1300, 0
  @ 1400
10
11 run 1600
```

B.0.5 Input Selector Do Files

Do File for Input Selector

```
1 restart
2
3 force reset 0 0, 1 10
4
5 force IR_in 2#01000011 0
6 force PS2_in 2#01111011 0
7 force button_in 2#00001011 0
8
9 force select 1 0, 0 20, 1 30, 0 40, 1 50, 0 60, 1 70, 0 80, 1 90
10
11 run 100
```

B.0.6 SNES Controller Do Files

Do File for SNES Button Reader

```
1 vsim work.button_signal
2
3 restart
4
5 add wave *
6
```

```

7 force -drive {sim:/button_signal/in_bit[7]} 0 0, 0 100, 0 200, 0 300, 0
   400, 0 500, 0 600, 0 700, 0 800, 0 900, 0 1000, 0 1100
8 force -drive {sim:/button_signal/in_bit[6]} 0 0, 0 100, 0 200, 0 300, 1
   400, 1 500, 0 600, 1 700, 0 800, 0 900, 1 1000, 0 1100
9 force -drive {sim:/button_signal/in_bit[5]} 0 0, 0 100, 1 200, 0 300, 0
   400, 0 500, 1 600, 0 700, 1 800, 1 900, 0 1000, 0 1100
10 force -drive {sim:/button_signal/in_bit[4]} 1 0, 1 100, 0 200, 1 300, 0
   400, 0 500, 1 600, 0 700, 0 800, 1 900, 0 1000, 1 1100
11 force -drive {sim:/button_signal/in_bit[3]} 1 0, 1 100, 0 200, 1 300, 0
   400, 0 500, 1 600, 1 700, 1 800, 0 900, 0 1000, 0 1100
12 force -drive {sim:/button_signal/in_bit[2]} 1 0, 1 100, 0 200, 0 300, 0
   400, 0 500, 0 600, 0 700, 1 800, 1 900, 1 1000, 1 1100
13 force -drive {sim:/button_signal/in_bit[1]} 0 0, 0 100, 1 200, 1 300, 1
   400, 1 500, 1 600, 1 700, 0 800, 0 900, 0 1000, 0 1100
14 force -drive {sim:/button_signal/in_bit[0]} 1 0, 0 100, 1 200, 1 300, 1
   400, 0 500, 1 600, 1 700, 0 800, 1 900, 0 1000, 1 1100
15 force reset_n 1 0, 0 1, 1 10
16
17 run 1200

```

Do File for SNES Shift Register

```

1 vsim work.shiftreg
2
3 add wave *
4
5 force -drive sim:/shiftreg/d 111111111111 0, 110010101011 100,
   111110001010 200, 111110001010 300, 111110000111 400, 100001111000
   500, 000000000000 600
6 force clk 0 0, 1 150 -r 300
7 force latch 0 0, 1 900 -r 1600
8 force reset_n 0 0, 1 1, 0 2, 1 3
9
10 run 1000

```

Do File for SNES Button Reader

```

1 vsim work.controller_top
2
3 add wave *
4
5 force -drive {sim:/controller_top/in_bit[7]} 0 0, 0 100, 0 200, 0 300,
   0 400, 0 500, 0 600, 0 700, 0 800, 0 900, 0 1000, 0 1100
6 force -drive {sim:/controller_top/in_bit[6]} 0 0, 0 100, 0 200, 0 300,
   1 400, 1 500, 0 600, 1 700, 0 800, 0 900, 1 1000, 0 1100
7 force -drive {sim:/controller_top/in_bit[5]} 0 0, 0 100, 1 200, 0 300,
   0 400, 0 500, 1 600, 0 700, 1 800, 1 900, 0 1000, 0 1100
8 force -drive {sim:/controller_top/in_bit[4]} 1 0, 1 100, 0 200, 1 300,
   0 400, 0 500, 1 600, 0 700, 0 800, 1 900, 0 1000, 1 1100
9 force -drive {sim:/controller_top/in_bit[3]} 1 0, 1 100, 0 200, 1 300,
   0 400, 0 500, 1 600, 1 700, 1 800, 0 900, 0 1000, 0 1100
10 force -drive {sim:/controller_top/in_bit[2]} 1 0, 1 100, 0 200, 0 300,
   0 400, 0 500, 0 600, 0 700, 1 800, 1 900, 1 1000, 1 1100
11 force -drive {sim:/controller_top/in_bit[1]} 0 0, 0 100, 1 200, 1 300,
   1 400, 1 500, 1 600, 1 700, 0 800, 0 900, 0 1000, 0 1100
12 force -drive {sim:/controller_top/in_bit[0]} 1 0, 0 100, 1 200, 1 300,
   1 400, 0 500, 1 600, 1 700, 0 800, 1 900, 0 1000, 1 1100
13
14 force clk 0 0, 1 150 -r 300
15 force latch 0 0, 1 900 -r 1600

```



```

16 force reset_n 0 0, 1 1, 0 2, 1 3
17
18 run 2300

```

B.0.7 SNES Console Do Files

Do File for SNES Console

```

1 vsim work.SNES_reader
2
3 add wave *
4
5 force dataYellow 1 0, 0 12000
6 force reset_n 0 0, 1 5, 0 10
7 force clock 0 0, 1 200 -r 400
8 force reset_n 1 0, 0 5, 1 10
9
10
11 run 23000

```

B.0.8 Top Level Logic Do Files

Do File for Top Level only Buttons

```

1 vsim work.Top_lvl
2
3 add wave *
4
5 force -drive sim:/Top_lvl/latch 1 0, 0 1, 1 12 -r 24
6 force -freeze sim:/Top_lvl/clock 1 0, 0 1, 1 48 -r 96
7 force -drive sim:/Top_lvl/SNES_clk 1 0, 0 1, 1 6 -r 12
8 force -freeze sim:/Top_lvl/reset_n 1 0, 0 1, 1 2
9 force -drive sim:/Top_lvl/IR 0 905, 1 910, 0 920, 1 930, 0 940, 1 950,
    0 960, 1 970, 0 980, 1 990, 0 1000, 1 1010, 0 1020, 1 1030, 1 1040,
    0 1050, 1 1060, 0 1070, 1 1080, 0 1090, 1 2000, 0 2010, 1 2020, 0
    2030, 1 2040, 0 2050, 1 2060, 0 2070, 1 2080, 0 2090, 1 3000
10 force -drive sim:/Top_lvl/Button_board 111111111111 0, 111111111110
    100, 111111111101 200, 111111111011 300, 111111110111 400
11 force -drive sim:/Top_lvl/select 0 0, 1 890, 0 900, 1 910, 0 920
12
13 run 4000ps

```

Do File for Top Level with All Modules

```

1 vsim work.Top_lvl
2
3 add wave *
4
5 force -drive sim:/Top_lvl/latch 1 0, 0 1, 1 12 -r 24
6 force -freeze sim:/Top_lvl/clock 1 0, 0 1, 1 48 -r 96
7 force -drive sim:/Top_lvl/SNES_clk 1 0, 0 1, 1 6 -r 12
8 force -freeze sim:/Top_lvl/reset_n 1 0, 0 1, 1 2
9 force -drive sim:/Top_lvl/IR 1 0, 0 20, 1 30, 0 40, 1 50, 0 60, 1 70, 0
    80, 1 90, 0 100, 1 110, 0 120, 1 130, 1 140, 0 150, 1 160, 0 170,
    1 180, 0 190, 1 200, 0 210, 1 220, 0 230
10 force -drive sim:/Top_lvl/select 0 0, 1 1, 0 2, 1 3, 0 4
11
12 run 600ps

```

References

- [1] Wiki, “Super nintendo entertainment system.” https://en.wikipedia.org/wiki/Super_Nintendo_Entertainment_System.
- [2] gamesx, “Snes / super famicom joystick data.” <https://gamesx.com/controldata/snesdat.htm>.
- [3] GAMEFAQS, “Super nintendo – guides and faqs.” <https://gamefaqs.gamespot.com/snes/916396-super-nintendo/faqs/5395>.