ECE 271: SNES Decoder Design Project Group 24

Wei Hao Kuang, Juwan Forman, Suyang Liu, Yue Fan, Chih-H
suan Su $\label{eq:June 8} \mbox{June 8, 2018}$

Contents

1	Project Description 1		
2	High Level Description		
	2.1	Hardware Diagram and FPGA Floor Plan	2
	2.2	Clock Counter	4
		2.2.1 Clock Counter Simulation	4
	2.3 Button Encoder		4
		2.3.1 Button Encoder Simulation	5
	2.4 Keyboard Decoder		5
		2.4.1 PS2 Keyboard Decoder (serial in parallel out shift register)	5
		2.4.2 State machine For PS2 Keyboard	6
		2.4.3 State Diagram for PS2 State Machine	7
	2.5	IR Decoder	7
		2.5.1 High	8
		2.5.2 Low	8
		2.5.3 Reader	9
		2.5.4 Button Encoder	9
		2.5.5 IR Decoder Simulation	11
	2.6 Input Selector		12
		2.6.1 State Machine	13
		2.6.2 3:1 Multiplexer	13
		2.6.3 Input Selector Simulations	14
	2.7	SNES Controller	14
		2.7.1 SNES Button Reader	15
		2.7.2 SNES Shift Register	15
		2.7.3 SNES Controller Simulation	16
	2.8	SNES Console (Reader)	17
		2.8.1 SNES Console (Reader) Simulation	18
3	Тор	Level Hardware simulation	18
A	Syst	tem Verilog Files	20
	A.1	Counter System Verilog Files	20
	A.2	Button Encoder System Verilog Files	20
	A.3 PS2 Keyboard Decoder System Verilog Files		21
	A.4	IR Decoder System Verilog Files	22
	A.5	Input Selector System Verilog Files	28
	A.6	SNES Controller System Verilog Files	29
	A.7	SNES Console System Verilog Files	31

	A.8 Top L	evel System Verilog Files	33
В	Simulation	n Files (Do scripts)	35
	B.0.1	Counter Do Files	35
	B.0.2	Button Encoder Do File	35
	B.0.3	PS2 Keyboard Decoder Do File	35
	B.0.4	IR Decoder Do Files	36
	B.0.5	Input Selector Do Files	36
	B.0.6	SNES Controller Do Files	36
	B.0.7	SNES Console Do Files	38
	B.0.8	Top Level Logic Do Files	38

1 Project Description

The purpose of this project is to design a decoder using the FPGA to translate signals provided from an 12-bit button board, a PS/2 keyboard, and an IR remote to operate a Super Nintendo Entertainment System (SNES). The signals provided from the chosen 3 sources will be translated to emulate a standard SNES controller.

The SNES is a 16 bit video game console introduced in 1990, adding X and Y buttons next to the original A and B buttons, as well as two shoulder buttons.[1] The increased bit size allows use of up to 16 buttons, however only 12 are utilized. The connector to the controller has 7 pins, however only 5 are used. Figure 1 shows the utilized pins and their connections.¹




Figure 1: SNES controller pinout¹

The SNES controller reports the state of all buttons at a frequency of 60Hz. Every frequency cycle, the CPU sends a 12us positive signal over LATCH to instruct the controller to report all button states. After a delay of 6 us, the CPU sends 16 negative pulses with a 6us width and 6us delay over the CLOCK pin. The controller sends each button state serially on the rising edge of each clock pulse over the DATA pin. The SNES reads the serial data on each falling edge of the clock. Because the clock pulse is negative, the first data bit cannot be driven on the rising edge of the clock pulse and instead must be driven earlier on the falling edge of the latch.

The SNES sends a total of 16 pulses per latch cycle, however only 12 are utilized. Each pulse represents the state of a specific button. Table 1 shows the corresponding button reported for each pulse.

Button
В
Y
Start
Select
Up
Down
Left
Right
A
X
L
R

Table 1: Button clock pulse assignment

¹ https://gamefaqs.gamespot.com/snes/916396-super-nintendo/faqs/5395

This design will adapt an 8-bit button board, a PS/2 keyboard, or an IR remote to control an SNES. The design will read from a single input at any given time and use a button to switch between all three inputs.

The output for the design will match a standard SNES controller connector and emulate the behavior of an SNES controller.

2 High Level Description

Figure 2 shows the full block diagram.

Inputs: This top level logic block reads a PS2 Keyboard, IR signal, and 8-bit button board inputs with a select feature that can alternate between which input is used.

Outputs: The output of this logic block will be button signals that will be sent to the SNES reader which will register button presses that correspond directly to the buttons on a traditional SNES controller.

This design consists of 6 logic modules that connect the input to the outputs. The IR decoder, keyboard decoder, and button encoder translates all three input sources into the same hex code, allowing an input selector to switch between the three input sources at will.




Figure 2: Full SNES controller block diagram

2.1 Hardware Diagram and FPGA Floor Plan

The hardware layout of the FPGA consists of connections to the button board, PS/2 keyboard, and IR controller. Figure 3 shows the hardware layout of the entire setup.

The button board takes the largest amount of connectors since each button requires its own data path. The button board connects 12 button pins to 12 pins on the FPGA. A single pin ties the button board to ground.

The PS/2 keyboard has two connections to the FPGA, as well as a 5V connector and ground. One of the connections to the FPGA is CLOCK, while the other is DATA. With each button press,

the $\mathrm{PS}/2$ keyboard sends 8 bit data packages serially over the DATA line in sync with a signal sent over CLOCK.

The IR has a single connection to the FPGA as well as a 3.3V and a GND pin. The IR receiver receives IR signals and passes the data serially over a single bit data line. The rest of the processing and decoding is done over the FPGA.




Figure 3: Full Hardware Diagram




Figure 4: Full Hardware Diagram

2.2 Clock Counter

The clock counter takes the operating frequency of the FPGA and converts it to a lower frequency. The IR receiver is the only module in the FPGA that requires an internal clock. The clock counter counts through clock cycles and increments a counter that oscillates a signal at approximately 38KHz.

Inputs: 2.08MHz FPGA system clock

outputs: 38KHz clock




Figure 5: Clock Counter block diagram

2.2.1 Clock Counter Simulation

The clock counter simulation is done by simulating an input clock of 2.08MHz. By dividing 2.08MHz by 38KHz, the result is that the output clock should increment every 55 system clocks.

A clock rate of approximately 2.08MHz is inputted into the clock in.




Figure 6: Clock counter simulation

2.3 Button Encoder

The button encoder accepts 12 separate button inputs over a 12 bit parallel data line. For each button that is pressed, the button encoder translates that specific button into a corresponding 8-bit hex value. The hex values are listed in Figure 2.

Inputs: 12-bit parallel data in from a 12 button board.

output: 8-bit hex value.




Figure 7: Button encoder block diagram

2.3.1 Button Encoder Simulation

Each button is active low and outputs a value of 0 when pressed. Each button pressed is simulated by forcing a value of zero through each data line. The resulting data out is a predetermined 8-bit hex value.




Figure 8: Button encoder simulation

2.4 Keyboard Decoder

The keyboard module will be used to decode the waveform that will be sent by the PS2 keyboard on a button press. The waveform will be sent via a data line that is one bit, and will have a waveform that will be read using the clock signal that is generated by the on board clock oscillator on the PS2 keyboard. In doing so the decoded value will be then be sent to the input selector from figure 20 which will be used to pass an 8-bit hexa-decimal value to the SNES controller.

Inputs: The input of the PS2 keyboard is one bit serial data that will get shifted in with a clock signal.

Output: The output of the PS2 decoder will be 8-bit hexa-decimal thats used for determining what button what pressed on the SNES controller.

2.4.1 PS2 Keyboard Decoder (serial in parallel out shift register)

The shift register is essentially the decoder for the PS2 in that is essentially takes in the wave form generated by the keyboard and stores the 8 data bits that correspond to a key on the board. And then sends that signal to an input selector from figure 20 which will then send the appropriate signal so that the keyboard press can be recognized as a button press corresponding to the SNES controller layout.

Inputs: The inputs to the PS2 decoder module is data and clock from the keyboard.

Outputs: The decoder module will output a 8-bit hexa-decimal value.




Figure 9: PS2 Keyboard Decoder Module




Figure 10: PS2 Keyboard Decoder Shift Register Module

2.4.2 State machine For PS2 Keyboard

The state machine that will running the decoder will have 6 states: idle, start-bit, data-read bit, stop-read bit and verify bit and send bit. Using these 6 states the shift register will take in 8-bits of information, once the data is collected the the verification state will kick in and also in this state the information will be sent if the if the verification process is successful. Also the 3rd state of this state machine is also used to register that if a button is pressed and held it will catch that and directly goes to verification if a buttons is held.

Input: PS2 clock, which will be used to determine the states.

Output: The state of the machines will be outputted to the shift register, the signal will be in a for form of a 3 bit bus.




Figure 11: PS2 Keyboard Decoder Shift Register Module

2.4.3 State Diagram for PS2 State Machine




Figure 12: PS/2 Keyboard State Diagram

Figure 12 shows the 7-state state diagram used for the decoding of the PS2 keyboard waveforms, using this diagram the state machines states how what should happen at each start and how to get to each state will be shown on this diagram.

2.5 IR Decoder

This section describes the functioning for a remote a control. Remote controls send out signals via an infrared square wave. At the wave peak (1), the remote is off, and at wave trough (0), the remote is sending out a signal. The wavelength of the wave determines the logical one or zero which is sent out of the remote. Each button on the remote possesses a distinct signal which are set at along the wave in chains of thirty-two bits. Only the last eight bits are used which are then forwarded as inputs to the module. These are individually coded and designed to be implemented




Figure 13: Block Diagram

with corresponding keys on the SNES.

Input: The input of the IR top module is the din value from the IR remote

Output: The output of the IR top module is an 8-bit hexa-decimal number that will be sent to he input selector.

2.5.1 High




Figure 14: Block Diagram

The High count module for incrementing high count when the IR input is HIGH. This module need input the value for the input number which is din, and the clock. It will out put the 14 bits number for record the high. Adding some value like active to remember when should the count work, and the using the right to save the right state. Every time the input number from 0 to 1, the active should become 1. This is mean change the state change to active, and it can start count the high value.

Input: The the input is a single bit serial, is based from a waveform from the IR.

Output: The output of this module is an 14-bit number.

2.5.2 Low

Module for incrementing low count when the IR input is LOW. This module is very same like the high count module. For this module, it also need input numbers and the clock. The module will out the low count value. This part also have active and right for saving the state. When the




Figure 15: Block Diagram

input numbers for 1 to the 0, the active become 1, and it start count the number for low. After the work, the low value will save the count numbers and pass it.

Input: The input is a single bit serial, is based from a waveform from the IR.

Output: The output of this module is an 14-bit number.

2.5.3 Reader

The reader receives inputs from the high and low counts and sends a signal onwards to the button encoder. The clock input exists to control and differentiate between the two inputs. It is an input for the instantiated finite state machine.

Input: The inputs are 2 individual 114 bit buses, from the high and low modules. It also takes in a clock signal and a reset signal as well.

Output: The output of this module is an 32-bit number that will get inputted into the button encoder module.




Figure 16: Block Diagram

2.5.4 Button Encoder

The button encoder takes in a 32 bit but uses only eight of those 32 bits. Depending on the binary input received by the encoder, a distinct code is sent onwards to the SNES. Each code received by the encoder corresponds to one on the SNES encoder. These values sent onwards and interpreted by the subsequent modules.

Input: The input of this module is a 32-bit signal input.




Figure 17: Block Diagram

Output: The output of this module will be encoded into an output that will.

2.5.5 IR Decoder Simulation

There are three sections to this simulation. The first segment, (all the sections above straight blue lines) are the inputs from the infrared square wave. These are further processed by the second column, which consists of those individually selected button board. The last column shows all the relevant outputs.




Figure 18: IR Module Simulation

2.6 Input Selector

The input selector allows the system to switch between the three input sources connected to the FPGA. An 8-bit 3 input multiplexer allows all three sources to transmit an 8-bit hex value but only allows one to be active at a time. A state machine alternates between three different states on the falling edge of an active low button press.

Input: 8-bit input from IR, PS/2, button board. Select signal. Reset signal.

Output: 8-bit output.

The input selector has a total of 3 states shown in Figure 19.




Figure 19: Input Selector States

Figure 20 shows the top module




Figure 20: Input Selector Top Module

2.6.1 State Machine

The state machine takes in a single bit select signal that serves as the falling edge to transition states. A reset signal initiates the module and sets the button board as the initial mode of input. Up to 3 states exist, requiring a 2-bit output value.

Inputs: Single bit select, single bit reset.

Outputs: 2-bit state.




Figure 21: Input Selector State Machine

To simulate the state machine, the module is first initiated with a reset signal. A select signal oscillates at an arbitrary frequency to demonstrate each state change.




Figure 22: Input Selector State Machine Simulation

2.6.2 3:1 Multiplexer

An 3:1 multiplexer allows the state machine to select between three different inputs. Because each input module outputs the same 8-bit hex value, an 3:1 multiplexer allows easy switching between input sources.

Input: 8-bit IR, PS/2, and button in. 2-bit state.

Output: 8-bit value.




Figure 23: Input Selector 8-bit Multiplexer

The 3:1 multiplexer is simulated by arbitrarily providing different values to each 8-bit input. Three states are cycled through to show that the output changes respectively.




Figure 24: Input Selector 8-bit Multiplexer Simulation

2.6.3 Input Selector Simulations

The full input selector is simulated by supplying an arbitrary hex value to each 8-bit input. The reset signal is sent initially to initialize the state machine.




Figure 25: Input Selector Top Module Simulation

2.7 SNES Controller

This block diagram on figure 26 illustrates the top level logic for how the SNES controller is connected internally, where there is a button reader and the shift register are connected to mimic the operations of traditional SNES controller. The way that the SNES controller works is by having 2 signals coming into the controller; the first one being a clock signal that pulses 16 times, where on every falling edge the data that is in the shift register of the controller is sampled by the SNES console. The that is and latch signal that are active low. The second signal that is sent to the controller is the latch signal which is around 60 Hz that is around 12 microseconds wide, this signal tells that controller's shift register when to send the button states (or the current button pressed) to the SNES Console where the buttons will be read.[2]

Input: The input for figure 26 is an 8-bit hexa-decimal signal that corresponds to a button press on the SNES controller, the input signal comes from the input selector in figure 20 where the signal is chosen based on what the user wants.

Output: The output for figure 26 is a serial bit by bit output into the SNES reader that will be responsible for interpreting button presses, each of the 12-bits that are transferred have the are values that signify whether a button is pressed or idle. Zero signifying a button press and One signifying a button idle state, since the SNES console runs on active low logic. [2]




Figure 26: SNES Controller Block

2.7.1 SNES Button Reader

The block diagram in figure 27 is the button reader part of the SNES block which is responsible for interpreting the signals from the inputs: PS2 keyboard, IR remote, or the 8-bit button board.

Input: The input for figure 27 is an 8-bit hexa-decimal signal that is sent by the figure 20 which is the module that is responsible for selecting when input to use.

Output: This output for figure 27 is a 12-bit number that is responsible for showing which button of the SNES controller is being pressed.




Figure 27: SNES Controller Block

2.7.2 SNES Shift Register

Figure 28 is the block diagram that is responsible for taking the parallel output of the button reader from figure 27 and then based on a clock signal and latch signal are inputted from the SNES console it will serially shift out a button signal based on the clock edge, which will in turn get translated into a button press of the SNES controller.

Input: The input for figure 28 is a 12-bit signal that is outputted from the button reader from figure 27, also this block gets a clock signal and latch signal that will be coming from SNES Reader (Emulated SNES Console) in figure 32 which will be responsible for serially outputting the buttons that were pressed on the SNES button reader module. And also the there is a reset input that is responsible for clearing the current signals in the shift register so that values are known.

Output: The output of the shift register inside the SNES controller is a dout which is the bit that has information that is serially transmitted into the the dataYellow of the SNES console.




Figure 28: SNES Shift Register Block

2.7.3 SNES Controller Simulation




Figure 29: SNES Buttons Reader Simulation

Figure 29 above is a simulation of the button reader block which shows that the output based on the 12-bit input from the input selector from figure 20 which can choose which input mechanism is used.




Figure 30: SNES Shift Register Simulation

Figure 30 is the ModelSim simulation of the shift register that is used in the the SNES controller, this simulation is shows the output as a parallel bus load from the button reader from 27. The output sout is "0" when the that button is pressed and "1" when the button is released.




Figure 31: SNES Controller Block Simulation

Figure 31 is the ModelSim simulation of the whole SNES controller where all of the leads and connection are connected like the block diagram shown in 26. This ModelSim simulation shows that the SNES controller block functions as intend for the design needs.

All of the DO files that are associated with the simulation of the SNES Controller module and inner modules will can be found in the Appendix at the end of the report.

2.8 SNES Console (Reader)

In figure 32 the block diagram shows an emulated version of the SNES console, the emulated version of the console works by interfacing for the controller and requesting the state of the buttons pressed via a clock and latch signal that are both active low.

Inputs: dataYellow which is the serial bit that get inputted into the SNES console on every clock edge of the SNES clock signal, this data input is shifted serially from the SNES shift register from figure 28 using a clock and latch signal to interface with the shift register that is in the SNES controller.[3]

Outputs: In SNES console module there is the SNES clock output, the latch output both of which are used for shifting the data from the shift register from figure 28. Along with that there are 12 other output signals where each one represents an actual button press on the actual SNES controller.




Figure 32: SNES Console Block

2.8.1 SNES Console (Reader) Simulation




Figure 33: SNES Console Block

Figure 33 is the ModelSim simulation of the SNES console that is responsible for reading the inputs from the SNES shift register from figure 28, the outputs of the SNES console should be "0" is the button is logically pressed and "1" if the the button is at an idle state.

3 Top Level Hardware simulation




Figure 34: Top Level Simulation with only Button Board

Figure reffig:Topbutsim is a top level hardware simulation that tests how all of the module works when they are all put in and interfaced with one another. In this simulation there only the the button board is used and because the initial state of the input selector is using the button input, and the state only changes when there are pulses initiated by the button board.




Figure 35: Simulation of every module

Figure reffig:Topeverysim is the ModelSim simulation of the top level hardware block with every module included where and the is shows the input selector cycling through its states where "0" is the button board, "1" is the PS2 Keyboard and "3" is the IR remote.

A System Verilog Files

A.1 Counter System Verilog Files

Counter System Verilog

```
module clock_counter(
     input logic clk_in, //2.08MHz
2
     input reset,
3
     output logic clk_out
5
       );
       logic [5:0] count; //count to a max value of 63
                     always ff @ (posedge clk in, negedge reset)
10
                              begin
11
                                       count <= count + 1;
12
                                       if (!reset)
                                                begin
14
                                                         clk_out \le 0;
15
                                                         count <= 0;
16
17
                                               end
                                       else
18
                                                if (count >= 55) //freq out of
19
                                                   38KHz, flip count approx
                                                   every 55 cycles
                                                        begin
20
                                                                 clk_out <= ~
21
                                                                     clk_out;
                                                                        //Flip
                                                                     slow clock
                                                                 count \ll 0;
22
                                                                     Reset the
                                                                     counter
                                                        end
                              end
24
   endmodule
```

A.2 Button Encoder System Verilog Files

Button Encoder Module

```
module button_encoder(
           input logic [11:0] din,
2
3
           output logic [7:0] dout
                    );
                    always\_comb
                             begin
                                      if (! din[11]) begin
9
                                               dout = 8'h1D;
10
                                      end
11
                                      else if (!din[10]) begin
12
```

```
dout = 8'h1C;
13
                                         end
14
                                         else if (!din[9]) begin
15
                                                   dout = 8'h23;
16
                                         end
17
                                         else if (!din[8]) begin
18
                                                   dout = 8'h1B;
19
                                         end
20
                                         else if (!din[7]) begin
21
                                                   dout = 8'h3B;
22
                                         end
23
                                         else if (!din[6]) begin
24
                                                   dout = 8'h43;
25
                                         end
26
                                         else if (!din[5]) begin
27
                                                   dout = 8'h42;
28
                                         end
29
                                         else if (!din[4]) begin
30
                                                   dout = 8'h4B;
31
                                         end
32
                                         else if (!din[3]) begin
33
                                                   dout = 8'h2C;
34
                                         end
                                         else if (!din[2]) begin
36
                                                   dout = 8'h35;
37
                                         end
                                         else if (!din[1]) begin
39
                                                   dout = 8'h15;
40
                                         end
41
                                         else if (! din [0]) begin
42
                                                   dout = 8'h44;
                                         end
44
                                         else begin
45
                                                   dout = 8'h00;
46
                                         end
47
                               end
48
49
   endmodule
```

A.3 PS2 Keyboard Decoder System Verilog Files

Keyboard Decoder Shift Register

```
module shift (input logic din, input logic clk, output logic [7:0] dout)
           logic [10:0] s_reg;
           logic hold;
3
           logic [7:0] memory;
   /*logic clk;
  OSCH \#("2.08") osc int(
           .STDBY(1 'b0),
           .OSC(clk),
           .SEDSTDBY()
   );*/
10
           always @(negedge clk)begin
11
                    s_reg \le \{s_reg[9:0], din\};
12
                             if (s_reg[10] = 0) begin
                                      if (s reg[9:2] == 8'b00001111) begin
14
```

```
hold = 1;
15
                                                              dout \ll 0;
16
                                                              memory \leq 0;
17
                                                              s reg <= \{10'bx, 1'b0\};
18
                                                    end
19
                                           else if (hold != 1) begin
20
                                                              dout \le \{s\_reg[2], s\_reg
^{21}
                                                                  [3], s_reg[4], s_reg
                                                                   [5], s_reg[6], s_reg
                                                                  [7], s_reg[8], s_reg
                                                                  [9]};
                                                              memory \leq = \{s reg [2],
                                                                  s_reg[3], s_reg[4],
                                                                  s_reg[5], s_reg[6],
                                                                  s_reg[7], s_reg[8],
                                                                  s_reg[9];
                                                              s_reg <= \{10'bx, 1'b0\};
23
                                                    end
24
                                                    else if (hold = 1) begin
                                                              dout \ll 11'b0;
26
                                                              memory \leq =11'b0;
27
                                                              s_reg <= \{10'bx, 1'b0\};
28
                                                              // \text{hold} <= 0;
                                                    end
30
                                           else begin
31
                                                              dout \le \{s\_reg[2], s\_reg\}
32
                                                                  [3], s_reg[4], s_reg
                                                                   [5], s_reg[6], s_reg
                                                                  [7], s_reg[8], s_reg
                                                                  [9]};
                                                              memory \leq = \{s reg [2],
33
                                                                  s_reg[3],s_reg[4],
                                                                  s_reg[5], s_reg[6],
                                                                  s_reg[7], s_reg[8],
                                                                  s_reg[9];
                                                              s reg <= \{10'bx, 1'b0\};
34
35
                                                              hold = 0;
                                                    end
                                          end
38
                                 else begin
39
                                                    dout <= memory;
40
                                          end
                       end
42
43
   endmodule
44
```

A.4 IR Decoder System Verilog Files

Button Decoder

```
^{1} //IR _{2} // button decoder.sv ^{3} // ^{4} // Decodes 32 bit decoded result from the IR component further
```

```
// into 12 possible buttons inputs for our SNES encoder
6
   module bu deco (
                     input logic [31:0] num,
                     output logic [7:0] buttons
10
   );
11
^{12}
            logic [7:0] IRdata;
13
14
            always\_comb
15
                     begin
16
                              IRdata \le num[31:24];
17
18
                              // determine if any of the 12 buttons we're
19
                                  looking for were pressed
                              case (IRdata)
20
                                        // SNES BUTTON / IR BUTTON
21
                                        // B / 6
                                        8' b11111010:
23
                                                 buttons = 8'b00000001;
24
25
                                        // Y / 5
26
                                        8'b11101000:
27
                                                 buttons = 8'b00000010;
28
29
                                        // Up
30
                                        8'b11101000:
31
                                                 buttons = 8'b00000100;
32
33
                                        // Down
34
                                        8'b11100111:
35
                                                 buttons = 8'b00001000;
36
37
                                        // up / up
38
                                        8'b10110101:
39
                                                 buttons = 8'b00010000;
40
41
                                        // Down / Down
42
                                        8'b10111001:
43
                                                 buttons = 8'b00100000;
44
                                        // Left / Left
46
                                        8'b11100001:
47
                                                 buttons = 8'b01000000;
48
                                        // Right / Right
50
                                        8'b11100000:
51
                                                 buttons = 8'b10000000;
52
53
                                        // A / 4
54
                                        8'b11111011:
55
                                                 buttons = 8'b00010001;
56
57
                                        // X / 0
58
                                        8'b11110011:
59
                                                 buttons = 8'b00100001;
60
61
```

```
// L / 2
62
                                         8'b11111110:
63
                                                  buttons = 8'b01000001;
64
65
                                         // R / 8
66
                                         8'b11110110:
67
                                                  buttons = 8'b10000001;
68
69
70
                                         default:
71
                                                  buttons = 8'b00000000;
72
                               endcase
                      end
74
   endmodule
75
   High Count
   //IR
   // high counter
      \label{thm:module for incrementing high count when the ir input is HIGH} \\
6
   module high (
            input logic innum,
            input logic clock,
10
            output logic [13:0] high
11
   );
12
             // whether this count is active
13
            logic active;
14
15
            logic [13:0] right;
16
17
            always_ff@(posedge innum)
18
                      begin
19
                               active \leq 1;
                               right <= 0;
^{21}
                      end
22
23
24
            always ff@(negedge innum)
25
                      begin
26
                               active \leq 0;
27
                               high <= right;
28
                      end
29
30
            always_ff@(posedge clock)
31
                      if (active)
32
                               right \ll right + 1;
33
34
35
   endmodule
   Low Count
   //IR
2 // low count
   // Module for incrementing low count when the ir input is LOW
```

```
5
   module low (
             input logic innum,
             input logic clock,
9
             output logic [13:0] low
10
   );
11
^{12}
             logic active;
13
14
             logic [13:0] right;
15
16
             always ff@(negedge innum)
17
                      begin
18
                                active \leq 1;
19
                                right \ll 0;
20
                      end
21
22
             always_ff@(posedge innum)
                      begin
24
                                active \leq 0;
25
                               low <= right;
26
27
                      end
28
             always ff@(posedge clock)
29
                      if (active)
30
                                right \ll right + 1;
31
32
33
   endmodule
34
   IR Reader
   //IR
   // reader
4
5
   module reader (
             input logic re_data,
             input logic [13:0] high,
             input logic [13:0] low,
10
             input logic clock,
11
             output logic [31:0] out_deco
12
13
   );
14
15
             typedef enum logic [1:0] {S0,S1,S2} statetype;
16
17
             statetype[1:0] state, state1;
18
19
             logic [4:0] readB;
20
21
22
             always_ff @ (posedge clock, posedge re_data)
23
                      if (re_data) state <= S0;</pre>
^{24}
                      else
                                  state <= state1;</pre>
25
26
```

```
27
               always\_comb
28
                           begin
29
                                      case(state)
30
                                                 S0:
31
32
                                                              if (low < 8000)
33
                                                                         state1 \le S1;
34
                                                              else
35
                                                                         state1 \le S0;
36
37
                                                  S1:
38
                                                              if (high < 4000)
39
                                                                         begin
40
                                                                                    readB \le 0;
41
                                                                                    out deco \ll 0;
42
                                                                                     state1 \le S2;
43
                                                                         end
44
                                                              else
                                                                         state1 \le S0;
46
47
                                                  S2:
48
                                                              begin
49
                                                                         if (high > 1500 \&\& high
50
                                                                             < 1650)
                                                                                     begin
51
                                                                                                {\overset{\mathrm{out\_deco}}{[}}
52
                                                                                                    readB
                                                                                                    \leq=
                                                                                                     1;
                                                                                                readB
53
                                                                                                    ++;
                                                                                    end
54
55
56
                                                                         if (high > 650 && high <
57
                                                                               500)
                                                                                     begin
58
                                                                                                \operatorname{out} \_\operatorname{deco}
59
                                                                                                    readB
                                                                                                    <=
                                                                                                    0;
                                                                                                \operatorname{read} B
60
                                                                                                     ++;
                                                                                    end
61
63
                                                                         if (readB < 31)
64
                                                                                     state1 \le S2;
65
                                                                         else
66
                                                                                     state1 \le S0;
67
                                                             end
68
69
                                                  default: state1 <= S0;</pre>
70
```

```
71
                               endcase
72
                      end
73
             //assign out deco =
   endmodule
   Top-Level
   //IR
  // module.sv
   module IR (
                      input logic innum,
                      input logic inclock,
                      input logic re_data,
10
                      output logic [7:0] data
11
12
13
            // internal 6 bit counter & 3 bits of state
14
            //logic [5:0] count;
15
            //\log ic [1:0] state;
16
17
            logic [13:0] high;
            logic [13:0] low;
20
            logic [31:0] buttonsdecoder;
21
22
             // handle high bit count
23
            high hc (
24
25
                      .innum (innum),
26
                      .clock (inclock),
                      . high (high)
28
            );
29
30
             // handle low bit count
31
            low ic (
32
33
                      .innum (innum),
34
                      .clock (inclock),
35
                      . low (low)
36
            );
37
            // handle state machine reader
39
            reader re(
40
41
                      .re_data(re_data),
42
                      . high (high),
43
                      .low(low),
44
                      .clock (inclock),
45
                      . out_deco(buttonsdecoder)
46
            );
47
48
49
            bu_deco deco(
50
                      .num(buttonsdecoder),
51
```

```
52 . buttons (data)
53 );
54
55 endmodule
```

A.5 Input Selector System Verilog Files

Input Selector State Machine Module

```
module state machine (
            input logic select, reset,
2
3
            output logic [1:0] state
5
                     );
6
                     logic [1:0] state_n;
                     parameter S0 = 2'b00;
                     parameter S1 = 2'b01;
10
                     parameter S2 = 2'b10;
11
12
                     always\_ff @ (negedge select, negedge reset)
13
                              begin
14
                                        if (!reset)
                                                state = S0;
16
                                        else
17
                                                state = state_n;
18
                              end
19
20
                     always comb
21
                              case (state)
22
                                       S0: state_n = S1;
23
                                       S1: state n = S2;
24
                                       S2: state_n = S0;
25
                              endcase
26
   endmodule
```

Input Selector 3:1 Multiplexer Module

```
module multiplexer8 (
           input logic [7:0] IR in,
2
           input logic [7:0] PS2 in,
           input logic [7:0] button in,
           input logic [1:0] state,
6
           output logic [7:0] dout
                    );
                    parameter S0 = 2'b00;
10
                    parameter S1 = 2'b01;
11
                    parameter S2 = 2'b10;
12
13
                    always comb
14
                             case (state)
1.5
                                      S0: dout = button_in;
16
                                      S1: dout = PS2 in;
17
                                      S2: dout = IR in;
18
                             endcase
19
```

20 endmodule

Input Selector Top Module

```
module input selector (
            input logic [7:0] IR_in,
2
            input logic [7:0] PS2_in,
3
            input logic [7:0] button in,
            input logic select, reset,
            output logic [7:0] dout
                     );
                     logic [1:0] state;
10
11
                     state_machine sm1(
                     . select (select),
13
                     . reset (reset),
14
                     .state(state));
15
16
                     multiplexer8 mux1(
17
                      .IR in (IR in),
18
                      .PS2_{in}(PS2_{in})
19
                      .button in (button in),
20
                      . state (state),
21
                      . dout (dout));
22
   endmodule
```

A.6 SNES Controller System Verilog Files

SNES Button Reader

```
module button signal (
           input logic [7:0] in bit,
           input logic reset_n,
3
           output logic [11:0] data2
           );
   parameter W = 8'h1d;
   parameter A = 8'h1c;
  parameter S = 8'h23;
   parameter D = 8'h1b;
   parameter i = 8'h43;
   parameter k = 8'h42;
13
   parameter j = 8'h3b;
   parameter l = 8'h4b;
   parameter Sel_t = 8'h2c;
   parameter Start_y = 8'h35;
   parameter L_q = 8'h44;
   parameter R_o = 8'h15;
20
21
22
23
           always comb
^{24}
25
                    if (!reset_n)
26
```

```
data2 <= 1;
27
                     else
28
                              case( in bit )
29
30
                                       k: data2[0] <= 1'b0;
31
                                       j: data2[1] \le 1'b0;
32
                                       Sel_t: data2[2] <= 1'b0;
33
                                       Start_y: data2[3] \le 1'b0;
34
                                      W: data2[4] <= 1'b0;
35
                                       S: data2[5] <= 1'b0;
36
                                       A: data2[6] <= 1'b0;
37
                                       D: data2 [7] <= 1'b0;
38
                                       l: data2[8] <= 1'b0;
39
                                       i: data2[9] <= 1'b0;
40
                                       L_q: data2[10] <= 1'b0;
41
                                       R o: data2[11] \le 1'b0;
42
                                       default: data2 <= 1'b1;
43
44
                              endcase
46
47
48
   endmodule
50
   SNES Shift Register
   module shiftreg \#(parameter N = 12) (
            input logic clk,
2
            input logic latch , reset_n ,
            input logic [N-1:0] d,
4
            output logic sout
5
   );
            always ff @(posedge clk)
9
                     if (!reset n)
11
                              sout = 0;
12
13
                     else if (!latch)
15
                              sout = d[N-1];
16
17
   endmodule
   SNES Controller Top Module
   module controller_top (
            input logic [7:0] in_bit,
2
            input logic reset n,
            input logic clk,
4
            input logic latch,
5
            output logic sout
   );
   logic [11:0] d;
11
```

```
button signal dank (
12
                       .in_bit(in_bit),
13
                       .reset n(reset n),
14
                       . data2 (d)
             );
16
17
             shiftreg dank1 (
                       . clk (clk),
19
                       .latch(latch),
20
                       . d (d),
21
                       . sout (sout)
22
             );
24
   endmodule
25
```

A.7 SNES Console System Verilog Files

SNES Reader Module

```
module SNES reader (
     input logic dataYellow,
     input logic clock,
     input logic reset_n,
     output logic latchOrange,
     output logic clockRed,
     output logic up,
     output logic down,
     output logic left,
     output logic right,
10
     output logic start,
     output logic select,
12
     output logic a,
13
     output logic b,
14
15
     output logic x,
     output logic y,
16
     output logic R,
17
     output logic L
     );
     logic [4:0] count;
20
21
     Counter4 instance1 (
22
       .clk
23
                             (clock),
       reset n
                             (reset n),
24
                             (count)
       . count
25
     );
26
     SNES_ClockStateDecoder instance2 (
28
        . controllerState (count),
29
        .SNES clk
                            (clockRed)
30
31
32
     SNES LatchStateDecoder instance3 (
33
        . controllerState
                            (count),
       .SNES Latch
                              (latchOrange)
35
36
37
     SNES DataReceiverDecoder instance4 (
38
       . dataYellow
                            (dataYellow),
39
```

```
reset n
                            (reset n),
40
       . controllerState
                           (count),
41
       .readButtons
                           ({b, y, select, start, up, down, left, right, a,
42
           x, L, R
43
   endmodule
44
45
   module Counter4 (
47
     input logic clk, reset_n,
48
     output logic [4:0] count);
     always ff @ (posedge clk, negedge reset n)
51
       if (! reset n) count \leq 5'b0 0000;
52
       else count <= count + 1;
53
   endmodule
55
   module SNES_LatchStateDecoder(
     input logic 4:0 controllerState,
58
     output logic SNES_Latch);
59
60
     always_comb
       case (controller State)
62
         5'b0 0000: SNES Latch = 1;
63
         default: SNES\_Latch = 0;
       endcase
   endmodule
66
67
68
   module SNES_ClockStateDecoder (
     input logic [4:0] controllerState,
70
     output logic SNES_clk);
71
     always comb
73
       case (controllerState)
74
         5' b0_010: SNES_clk = 1;
7.5
         5' b0_0100: SNES_clk = 1;
         5'b0 0110: SNES clk = 1;
         5'b0 1000: SNES clk = 1;
         5'b0 1010: SNES clk = 1;
         5'b0 1100: SNES clk = 1;
         5'b0 1110: SNES clk = 1;
81
         5'b1 0000: SNES_clk = 1;
82
         5' b1_0010: SNES_clk = 1;
83
         5'b1 0100: SNES clk = 1;
         5 'b1 0110: SNES clk = 1;
85
86
         default: SNES_clk = 0;
87
       endcase
   endmodule
89
90
91
   module SNES_DataReceiverDecoder (
     input logic dataYellow,
93
     input logic reset n,
94
     input logic [4:0] controllerState,
95
     output logic [11:0] readButtons);
```

```
97
      always ff @ (posedge controllerState[0], negedge reset n)
98
        if (!reset n) readButtons <= 11'b0;
        else case (controllerState [4:0])
101
          5'b0 0001: readButtons[11] <= dataYellow; //b button
102
          5'b0 0011: readButtons[10] <= dataYellow; //y button
103
          5'b0 0111: read Buttons [9] \le \text{dataYellow};
                                                         //select button
104
                                                         //start button
          5'b0 1001: readButtons [8] \le \text{dataYellow};
105
                                                         //up button
          5'b0 1011: readButtons [7] <= dataYellow;
106
          5'b0 1101: readButtons [6] \le dataYellow;
                                                         //down button
107
          5'b0 1111: readButtons [5] <= dataYellow;
                                                         //left button
108
                                                         //right button
          5'b1 0001: readButtons [4] <= dataYellow;
109
                                                         //a button
          5'b1 0011: readButtons [3] \le dataYellow;
110
                                                         //x button
          5'b1 0101: readButtons [2] \le dataYellow;
111
          5'b1 0111: readButtons [1] \le dataYellow;
                                                         //L button
112
          5'b1 1001: readButtons [0] \le dataYellow;
                                                         //R button
113
114
          default: readButtons <= readButtons;</pre>
        endcase
116
117
   endmodule
118
```

A.8 Top Level System Verilog Files

```
module Top lvl (
           input logic IR,
           input logic latch,
           input logic SNES clk,
           input logic reset n,
           input logic [11:0] Button_board,
           input logic select,
           output logic data,
           output logic [11:0] SNES bus
   logic IR clk;
11
   logic clk;
12
  logic [7:0]
               PS2_transfer;
  logic [7:0] IR_transfer;
   logic
         [7:0] But transfer;
         [7:0] final_transfer;
   logic
         [13:0] high;
   logic
         [13:0] low;
   logic
   logic [31:0] buttonsdecoder;
19
20
21
   OSCH \#("2.08") osc int (
                                     //"2.08" specifies the operating
23
      frequency, 2.08 MHz.
```

Other
clock
frequencie

can

```
be
found
in
the
MachX02
,
s
documentat
```

```
.STDBY (1 'b0),
                                                                     //Specifies
25
                                   active state
                               OSC(clk),
26
                                   Outputs clock signal to 'clk' net
                                                                     //Leaves
                               .SEDSTDBY());
27
                                   SEDSTDBY pin unconnected */
28
   button signal danky (
30
                               .in_bit(final_transfer),
31
                               .reset_n(reset_n),
32
                               . data2 (SNES bus)
33
34
35
   shiftreg shifty (
36
                               .clk(SNES_clk),
37
                               .latch(latch),
38
                               .reset_n (reset_n),
39
                               .d(SNES_bus),
40
                               . sout (data)
41
                               );
42
43
   clock_counter clocky(
                               .clk in (clk),
45
                               . reset (reset n),
46
                               .clk_out(IR_clock)
47
                               );
49
50
   button encoder dna (
51
                               .din(Button board),
                               .dout (But transfer)
53
                               );
54
55
   IR dankmemes (
                               .innum (IR),
57
                               .inclock (clk),
58
                               . re_data(reset_n),
59
                               . data (IR_transfer)
60
                               );
61
62
   input_selector instanbul (
63
            .IR_in(IR_transfer),
```

```
PS2_in(PS2_transfer),
button_in(But_transfer),
select(select),
select(reset_n),
dout(final_transfer)

continuation
double
```

B Simulation Files (Do scripts)

B.0.1 Counter Do Files

Do File for Counter

```
1 restart
2
3 force reset 0 0us, 1 1us
4 force clk_in 0 0ns, 1 240ns -r 480ns
5
6 run 10 us
```

B.0.2 Button Encoder Do File

Do File for Button Encoder

```
restart

force din 2#11111111111 0, 2#01111111111 10, 2#10111111111 20,
2#110111111111 30, 2#11101111111 40, 2#11110111111 50,
2#11111011111 60, 2#11111101111 70, 2#1111111111 80

run 90
```

B.0.3 PS2 Keyboard Decoder Do File

Do File for PS2 Keyboard Shift Register

B.0.4 IR Decoder Do Files

Do File for Top Level

```
add wave *
  force num (31) 1 @ 100, 1 @ 200, 1 @ 300, 1 @ 400, 1 @ 500, 1 @ 600, 1
     @ 700, 1 @ 800, 1 @ 900, 1 @ 1000, 1 @ 1100, 1 @ 1200, 1 @ 1300, 1
     @ 1400
 force num(30) 1 @ 100, 1 @ 200, 1 @ 300, 1 @ 400, 1 @ 500, 1 @ 600, 0
     @ 700, 0 @ 800, 1 @ 900, 1 @ 1000, 1 @ 1100, 1 @ 1200, 1 @ 1300, 1
     @ 1400
4 force num(29) 1 @ 100, 1 @ 200, 1 @ 300, 1 @ 400, 1 @ 500, 1 @ 600, 1
     @ 700, 1 @ 800, 1 @ 900, 1 @ 1000, 1 @ 1100, 1 @ 1200, 1 @ 1300, 1
5 force num(28) 1 @ 100, 1 @ 200, 1 @ 300, 0 @ 400, 0 @ 500, 0 @ 600, 1
     @ 700, 1 @ 800, 0 @ 900, 0 @ 1000, 1 @ 1100, 1 @ 1200, 1 @ 1300, 1
     @ 1400
  force num(27) 1 @ 100, 0 @ 200, 1 @ 300, 1 @ 400, 1 @ 500, 0 @ 600, 0
     @700, 1 @800, 0 @900, 0 @1000, 1 @1100, 0 @1200, 1 @1300, 0
  force num(26) 1 @ 100, 1 @ 200, 0 @ 300, 0 @ 400, 0 @ 500, 1 @ 600, 1
     @ 700, 0 @ 800, 0 @ 900, 0 @ 1000, 0 @ 1100, 0 @ 1200, 1 @ 1300, 1
     @ 1400
 force num(25) 1 @ 100, 1 @ 200, 1 @ 300, 0 @ 400, 0 @ 500, 1 @ 600, 0
     @ 700, 0 @ 800, 0 @ 900, 0 @ 1000, 1 @ 1100, 1 @ 1200, 1 @ 1300, 1
     @ 1400
  force num(24) 0 @ 100, 0 @ 200, 0 @ 300, 0 @ 400, 0 @ 500, 1 @ 600, 1
     @ 700, 1 @ 800, 1 @ 900, 0 @ 1000, 1 @ 1100, 1 @ 1200, 0 @ 1300, 0
     @ 1400
 run 1600
```

B.0.5 Input Selector Do Files

Do File for Input Selector

```
1 restart
2
3 force reset 0 0, 1 10
4
5 force IR_in 2#01000011 0
6 force PS2_in 2#01111011 0
7 force button_in 2#00001011 0
8
9 force select 1 0, 0 20, 1 30, 0 40, 1 50, 0 60, 1 70, 0 80, 1 90
11 run 100
```

B.0.6 SNES Controller Do Files

Do File for SNES Button Reader

```
vsim work.button_signal
restart
add wave *
```

```
force -drive {sim:/button signal/in bit [7]} 0 0, 0 100, 0 200, 0 300, 0
       400, 0 500, 0 600, 0 700, 0 800, 0 900, 0 1000, 0 1100
   force -drive {sim:/button signal/in bit [6]} 0 0, 0 100, 0 200, 0 300, 1
       400, 1 500, 0 600, 1 700, 0 800, 0 900, 1 1000, 0 1100
   force -drive {sim:/button_signal/in_bit[4]} 1 0, 1 100, 0 200, 1 300, 0
       400,\ 0\ 500,\ 1\ 600,\ 0\ 700,\ 0\ 800,\ 1\ 900,\ 0\ 1000,\ 1\ 1100
   force -\text{drive } \{ \sin : / \text{ button } \text{ signal/in } \text{ bit } [3] \} \ 1 \ 0, \ 1 \ 100, \ 0 \ 200, \ 1 \ 300, \ 0
       400, 0 500, 1 600, 1 700, 1 800, 0 900, 0 1000, 0 1100
   force -\text{drive } \{ \text{sim}: / \text{button}\_\text{signal} / \text{in}\_\text{bit} [2] \} \ 1 \ 0, \ 1 \ 100, \ 0 \ 200, \ 0 \ 300, \ 0
       400, 0 500, 0 600, 0 700, 1 800, 1 900, 1 1000, 1 1100
   force -drive {sim:/button signal/in bit[1]} 0 0, 0 100, 1 200, 1 300, 1
13
       400, 1 500, 1 600, 1 700, 0 800, 0 900, 0 1000, 0 1100
   force -drive {sim:/button_signal/in_bit[0]} 1 0, 0 100, 1 200, 1 300, 1
       400,\ 0\ 500,\ 1\ 600,\ 1\ 700,\ 0\ 800,\ 1\ 900,\ 0\ 1000,\ 1\ 1100
   force reset n 1 0, 0 1, 1 10
15
  run 1200
```

Do File for SNES Shift Register

Do File for SNES Button Reader

```
vsim work.controller top
add wave *
force -drive {sim:/controller_top/in_bit[7]} 0 0, 0 100, 0 200, 0 300,
    0\ 400,\ 0\ 500,\ 0\ 600,\ 0\ 700,\ 0\ 800,\ 0\ 900,\ 0\ 1000,\ 0\ 1100
force -\text{drive } \{ \text{sim} : / \text{controller\_top} / \text{in\_bit} [6] \} 0 0, 0 100, 0 200, 0 300,
    1 400, 1 500, 0 600, 1 700, 0 800, 0 900, 1 1000, 0 1100
force -\text{drive } \{\sin : / \text{controller top/in bit } [5] \} 0 0, 0 100, 1 200, 0 300,
    0 400, 0 500, 1 600, 0 700, 1 800, 1 900, 0 1000, 0 1100
force -drive {sim:/controller_top/in_bit[4]} 1 0, 1 100, 0 200, 1 300,
    0 400, 0 500, 1 600, 0 700, 0 800, 1 900, 0 1000, 1 1100
force -drive {sim:/controller_top/in_bit[3]} 1 0, 1 100, 0 200, 1 300,
   0\ 400\,,\ 0\ 500\,,\ 1\ 600\,,\ 1\ 700\,,\ 1\ 800\,,\ 0\ 900\,,\ 0\ 1000\,,\ 0\ 1100
force -drive {sim:/controller_top/in_bit[2]} 1 0, 1 100, 0 200, 0 300,
   0\ 400,\ 0\ 500,\ 0\ 600,\ 0\ 700,\ 1\ 800,\ 1\ 900,\ 1\ 1000,\ 1\ 1100
force -\text{drive } \{ \sin : / \text{controller top/in bit } [1] \} \ 0 \ 0, \ 0 \ 100, \ 1 \ 200, \ 1 \ 300, 
    1\ 400,\ 1\ 500,\ 1\ 600,\ 1\ 700,\ 0\ 800,\ 0\ 900,\ 0\ 1000,\ 0\ 1100
force -\text{drive } \{ \sin : / \text{controller top/in bit } [0] \} \ 1 \ 0, \ 0 \ 100, \ 1 \ 200, \ 1 \ 300,
    1 400, 0 500, 1 600, 1 700, 0 800, 1 900, 0 1000, 1 1100
force clk 0 0, 1 150 -r 300
force latch 0 0, 1 900 -r 1600
```

```
16 force reset_n 0 0, 1 1, 0 2, 1 3
17
18 run 2300
```

B.0.7 SNES Console Do Files

Do File for SNES Console

```
vsim work.SNES_reader

add wave *

force dataYellow 1 0, 0 12000
force reset_n 0 0, 1 5, 0 10
force clock 0 0, 1 200 -r 400
force reset_n 1 0, 0 5, 1 10

run 23000
```

B.0.8 Top Level Logic Do Files

Do File for Top Level only Buttons

```
vsim work. Top lvl
  add wave *
  force -drive sim:/Top_lvl/latch 1 0, 0 1, 1 12 -r 24
  force -freeze sim:/Top_lvl/clk 1 0, 0 1, 1 48 -r 96
  force -drive sim: Top lvl/SNES clk 1 0, 0 1, 1 6 -r 12
  force -freeze sim:/Top lvl/reset n 1 0, 0 1, 1 2
  force -drive sim:/Top_lvl/IR 0 905, 1 910, 0 920, 1 930, 0 940, 1 950,
     0960, 1970, 0980, 1990, 01000, 11010, 01020, 11030, 11040,
      0\ 1050,\ 1\ 1060,\ 0\ 1070,\ 1\ 1080,\ 0\ 1090,\ 1\ 2000,\ 0\ 2010,\ 1\ 2020,\ 0
     2030, 1 2040, 0 2050, 1 2060, 0 2070, 1 2080, 0 2090, 1 3000
  force -drive sim:/Top lvl/Button board 111111111111 0, 111111111110
     force -\text{drive sim}:/\text{Top lvl/select } 0, 1, 890, 0, 900, 1, 910, 0, 920
11
12
  run 4000 ps
```

Do File for Top Level with All Modules

```
vsim work.Top_lvl

add wave *

force -drive sim:/Top_lvl/latch 1 0, 0 1, 1 12 -r 24

force -freeze sim:/Top_lvl/clk 1 0, 0 1, 1 48 -r 96

force -drive sim:/Top_lvl/SNES_clk 1 0, 0 1, 1 6 -r 12

force -freeze sim:/Top_lvl/reset_n 1 0, 0 1, 1 2

force -drive sim:/Top_lvl/IR 1 0, 0 20, 1 30, 0 40, 1 50, 0 60, 1 70, 0 80, 1 90, 0 100, 1 110, 0 120, 1 130, 1 140, 0 150, 1 160, 0 170, 1 180, 0 190, 1 200, 0 210, 1 220, 0 230

force -drive sim:/Top_lvl/select 0 0, 1 1, 0 2, 1 3, 0 4
```

References

- [1] Wiki, "Super nintendo entertainment system." https://en.wikipedia.org/wiki/Super_Nintendo_Entertainment_System.
- [2] gamesx, "Snes / super famicom joystick data." https://gamesx.com/controldata/snesdat.htm.
- [3] GAMEFAQS, "Super nintendo guides and faqs." https://gamefaqs.gamespot.com/snes/916396-super-nintendo/faqs/5395.