

**Table H.1 (H.11.12.7 of edition 3) – Acceptable measures to address fault/errors <sup>a</sup> (1 of 6)**

Component <sup>b</sup>	Fault/error	Software class		Example of acceptable measures <sup>c d e</sup>	Definitions
		B	C		
1. CPU 1.1 Registers	Stuck at  DC fault	rq	rq	Functional test, or periodic self-test using either: – <b>static memory test</b> , or – <b>word protection with single bit redundancy</b> Comparison of redundant CPUs by either: – <b>reciprocal comparison</b> – <b>independent hardware comparator</b> , or <b>internal error detection</b> , or <b>redundant memory with comparison</b> , or periodic self-tests using either – <b>walkpat memory test</b> – <b>Abraham test</b> – <b>transparent GALPAT test</b> ; or <b>word protection with multi-bit redundancy</b> , or <b>static memory test</b> and word protection with single bit redundancy	H.2.16.5 H.2.16.6 H.2.19.6 H.2.19.8.2  H.2.18.15 H.2.18.3 H.2.18.9 H.2.19.5  H.2.19.7 H.2.19.1 H.2.19.2.1 H.2.19.8.1 H.2.19.6 H.2.19.8.2
1.2 Instruction decoding and execution	Wrong decoding and execution		rq	Comparison of redundant CPUs by either: – <b>reciprocal comparison</b> – <b>independent hardware comparator</b> , or <b>internal error detection</b> , or periodic self-test using <b>equivalence class test</b>	H.2.18.15 H.2.18.3 H.2.18.9 H.2.18.5
1.3 Programme counter	Stuck at  DC fault	rq	rq	Functional test, or periodic self-test, or <b>independent time-slot monitoring of the program sequence</b> , or <b>logical monitoring of the programme sequence</b> Periodic self-test and monitoring using either: – <b>independent time-slot and logical monitoring</b> – <b>internal error detection</b> , or comparison of redundant functional channels by either: – <b>reciprocal comparison</b> – <b>independent hardware comparator</b>	H.2.16.5 H.2.16.6 H.2.18.10.4 H.2.18.10.2 H.2.16.7 H.2.18.10.3 H.2.18.9  H.2.18.15 H.2.18.3

Table H.1 (2 of 6)

Component <sup>b</sup>	Fault/error	Software class		Example of acceptable measures <sup>c d e</sup>	Definitions
		B	C		
1.4 Addressing	DC <b>fault</b>		rq	Comparison of redundant CPUs by either: – <b>reciprocal comparison</b> – <b>independent hardware comparator</b> ; or <b>Internal error detection</b> ; or periodic self-test using a <b>testing pattern</b> of the address lines; or <b>full bus redundancy</b> , or <b>multi-bit bus parity</b>	H.2.18.15 H.2.18.3 H.2.18.9 H.2.16.7 H.2.18.22 H.2.18.1.1 H.2.18.1.2
1.5 Data paths instruction decoding	DC <b>fault</b> and execution		rq	Comparison of redundant CPUs by either: <b>reciprocal comparison</b> , or <b>independent hardware comparator</b> , or <b>Internal error detection</b> , or periodic self-test using a <b>testing pattern</b> , or <b>data redundancy</b> , or <b>multi-bit bus parity</b>	H.2.18.15 H.2.18.3 H.2.18.9 H.2.16.7 H.2.18.2.1 H.2.18.1.2
2. Interrupt handling and execution	No interrupt or too frequent interrupt No interrupt or too frequent interrupt related to  different sources	rq	rq	Functional test; or time-slot monitoring  Comparison of redundant functional channels by either <b>reciprocal comparison</b> , <b>independent hardware comparator</b> , or <b>Independent time-slot and logical monitoring</b>	H.2.16.5 H.2.18.10.4  H.2.18.15 H.2.18.3 H.2.18.10.3

**Table H.1 (3 of 6)**

Component <sup>b</sup>	Fault/error	Software class		Example of acceptable measures <sup>c d e</sup>	Definitions
		B	C		
3. Clock	Wrong frequency (for quartz synchronized clock: harmonics/ subharmonics only)	rq	rq	<b>Frequency monitoring</b> , or time slot monitoring <b>Frequency monitoring</b> , or time-slot monitoring, or comparison of redundant functional channels by either: – <b>reciprocal comparison</b> – <b>independent hardware comparator</b>	H.2.18.10.1 H.2.18.10.4 H.2.18.10.1 H.2.18.10.4  H.2.18.15 H.2.18.3
4. Memory 4.1 <b>Invariable memory</b>	All single bit faults  99,6 % coverage of all information errors	rq	rq	Periodic <b>modified checksum</b> ; or <b>multiple checksum</b> , or <b>word protection with single bit redundancy</b> Comparison of redundant CPUs by either: – <b>reciprocal comparison</b> – <b>independent hardware comparator</b> , or  <b>redundant memory with comparison</b> , or periodic cyclic redundancy check, either – single word – double word, or <b>word protection with multi-bit redundancy</b>	H.2.19.3.1 H.2.19.3.2 H.2.19.8.2  H.2.18.15 H.2.18.3  H.2.19.5  H.2.19.4.1 H.2.19.4.2 H.2.19.8.1
4.2 Variable memory	<b>DC fault</b>  <b>DC fault</b> and dynamic cross links	rq	rq	Periodic <b>static memory test</b> , or <b>word protection with single bit redundancy</b> Comparison of redundant CPUs by either: – <b>reciprocal comparison</b> – <b>independent hardware comparator</b> , or <b>redundant memory with comparison</b> , or periodic self-tests using either: – <b>walkpat memory test</b> – <b>Abraham test</b> – <b>transparent GALPAT test</b> , or <b>word protection with multi-bit redundancy</b>	H.2.19.6 H.2.19.8.2  H.2.18.15 H.2.18.3 H.2.19.5  H.2.19.7 H.2.19.1 H.2.19.2.1 H.2.19.8.1

**Table H.1 (4 of 6)**

Component <sup>b</sup>	Fault/error	Software class		Example of acceptable measures <sup>c d e</sup>	Definitions
		B	C		
4.3 Addressing (relevant to <b>variable memory</b> and <b>invariable memory</b> )	Stuck at  <b>DC fault</b>	rq	rq	<b>Word protection with single bit redundancy</b> including the address, or comparison of redundant CPUs by either: <ul style="list-style-type: none"> <li>– <b>reciprocal comparison</b>, or</li> <li>– <b>independent hardware comparator</b>, or</li> </ul> <b>full bus redundancy</b> <b>Testing pattern</b> , or periodic cyclic redundancy check, either: <ul style="list-style-type: none"> <li>– single word</li> <li>– double word, or</li> </ul> <b>word protection with multi-bit redundancy</b> including the address	H.2.19.18.2  H.2.18.15 H.2.18.3 H.2.18.1.1  H.2.18.22 H.2.19.4.1 H.2.19.4.2 H.2.19.8.1
5. Internal data path  5.1 Data	Stuck at  <b>DC fault</b>	rq	rq	<b>Word protection with single bit redundancy</b> Comparison of redundant CPUs by either: <ul style="list-style-type: none"> <li>– <b>reciprocal comparison</b></li> <li>– <b>independent hardware comparator</b>, or</li> </ul> <b>word protection with multi-bit redundancy</b> including the address, or <b>data redundancy</b> , or <b>testing pattern</b> , or <b>protocol test</b>	H.2.19.8.2  H.2.18.15 H.2.18.3 H.2.19.8.1 H.2.18.2.1 H.2.18.22 H.2.18.14
5.2 Addressing	Wrong address  Wrong address and multiple addressing	rq	rq	<b>Word protection with single bit redundancy</b> including the address Comparison of redundant CPUs by: <ul style="list-style-type: none"> <li>– <b>reciprocal comparison</b></li> <li>– <b>independent hardware comparator</b>, or</li> </ul> <b>word protection with multi-bit redundancy</b> , including the address, or <b>full bus redundancy</b> ; or <b>testing pattern</b> including the address	H.2.19.8.2  H.2.18.15 H.2.18.3 H.2.19.8.1 H.2.18.1.1 H.2.18.22
6 External communication	<b>Hamming distance 3</b>	rq		<b>Word protection with multi-bit redundancy</b> , or <b>CRC – single word</b> , or <b>transfer redundancy</b> , or <b>protocol test</b>	H.2.19.8.1 H.2.19.4.1  H.2.18.2.2  H.2.18.14

**Table H.1 (5 of 6)**

Component <sup>b</sup>	Fault/error	Software class		Example of acceptable measures <sup>c d e</sup>	Definitions
		B	C		
6.1 Data	<b>Hamming distance 4</b>		rq	<b>CRC – double word</b> , or  <b>data redundancy</b> or comparison of redundant functional channels by either: – <b>reciprocal comparison</b> – <b>independent hardware comparator</b>	H.2.19.4.2 H.2.18.2.1 H.2.18.15 H.2.18.3
6.2 Addressing	Wrong address  Wrong and multiple addressing	rq	rq	<b>Word protection with multi-bit redundancy</b> , including the address, or <b>CRC – single word</b> including the addresses, or <b>transfer redundancy</b> or <b>protocol test</b> <b>CRC – double word</b> , including the address, or <b>full bus redundancy</b> of data and address, or comparison of redundant communication channels by either: – <b>reciprocal comparison</b> – <b>independent hardware comparator</b>	H.2.19.8.1 H.2.19.4.1 H.2.18.2.2 H.2.18.14 H.2.19.4.2 H.2.18.1.1 H.2.18.15 H.2.18.3
6.3 Timing	Wrong point in time  Wrong sequence	rq	rq  rq  rq	Time-slot monitoring, or <b>scheduled transmission</b> <b>Time-slot and logical monitoring</b> , or comparison of redundant communication channels by either: – <b>reciprocal comparison</b> – <b>independent hardware comparator</b> Logical monitoring, or time-slot monitoring, or <b>scheduled transmission</b> (same options as for wrong point in time)	H.2.18.10.4 H.2.18.18 H.2.18.10.3 H.2.18.15 H.2.18.3 H.2.18.10.2 H.2.18.10.4 H.2.18.18
7. Input/output periphery  7.1 Digital I/O	<b>Fault</b> conditions specified in Clause H.27	rq	rq	<b>Plausibility check</b>  Comparison of redundant CPUs by either: – <b>reciprocal comparison</b> – <b>independent hardware comparator</b> , or  <b>input comparison</b> , or <b>multiple parallel outputs</b> ; or <b>output verification</b> , or <b>testing pattern</b> , or <b>code safety</b>	H.2.18.13 H.2.18.15 H.2.18.3 H.2.18.8 H.2.18.11 H.2.18.12 H.2.18.22 H.2.18.2

Table H.1 (6 of 6)

Component <sup>b</sup>	Fault/error	Software class		Example of acceptable measures <sup>c d e</sup>	Definitions
		B	C		
7.2 Analog I/O 7.2.1 A/D- and D/A- converter	<b>Fault</b> conditions specified in Clause H.27	rq	rq	<b>Plausibility check</b>  Comparison of redundant CPUs by either: – <b>reciprocal comparison</b> – <b>independent hardware comparator</b> , or <b>input comparison</b> , or <b>multiple parallel outputs</b> , or <b>output verification</b> , or <b>testing pattern</b>	H.2.18.13  H.2.18.15 H.2.18.3 H.2.18.8 H.2.18.11 H.2.18.12 H.2.18.22
7.2.2 Analog multiplexer	Wrong addressing	rq	rq	<b>Plausibility check</b>  Comparison of redundant CPUs by either: – <b>reciprocal comparison</b> – <b>independent hardware comparator</b> , or <b>input comparison</b> or <b>testing pattern</b>	H.2.18.13  H.2.18.15 H.2.18.3 H.2.18.8 H.2.18.22
8. Monitoring devices and <b>comparators</b>	Any output outside the static and dynamic functional specification		rq	<b>Tested monitoring</b> , or <b>redundant monitoring</b> and comparison, or <b>error recognizing means</b>	H.2.18.21 H.2.18.17 H.2.18.6
9. Custom chips <sup>f</sup> for example, ASIC, GAL, Gate array	Any output outside the static and dynamic functional specification	rq	rq	Periodic self-test  Periodic self-test and monitoring, or  <b>dual channel (diverse) with comparison</b> , or <b>error recognizing means</b>	H.2.16.6  H.2.16.7  H.2.16.2 H.2.18.6
<p>CPU: Central programming unit</p> <p>rq: Coverage of the <b>fault</b> is required for the indicated software class.</p> <p><sup>a</sup> Table H.1 is applied according to the requirements of H.11.12 to H.11.12.2.12 inclusive.</p> <p><sup>b</sup> For <b>fault</b>/error assessment, some components are divided into their subfunctions.</p> <p><sup>c</sup> For each subfunction in the table, the software class C measure will cover the software class B <b>fault</b>/error.</p> <p><sup>d</sup> It is recognized that some of the acceptable measures provide a higher level of assurance than is required by this standard.</p> <p><sup>e</sup> Where more than one measure is given for a subfunction, these are alternatives.</p> <p><sup>f</sup> To be divided as necessary by the manufacturer into subfunctions.</p>					

**H.11.12.2.5** Measures others than those specified in H.11.12.2.4 are permitted if they can be shown to satisfy the requirements listed in Table H.1.