

# EE288 – Final Project

## 10 bit – 1.5 bit/stage Pipeline ADC

(using 45nm CMOS Technology)

Muhammad Aldacher

Enrique Hernandez

# Overview

- 1) Project Target
- 2) Circuits from HW6
  - Comparator
  - Sub-ADC Logic
  - Switches
- 3) OpAmp Design for the MDAC
  - Circuit
  - AC responses
- 4) Whole System simulations
  - Normal Mode
  - 2x Gain Mode
- 5) Corner Simulations
- 6) VerilogA Blocks

(1)

Project Target

# Target

Typical corner (TT, 1.8V, 27C)

$V_{in} = 0.8V_{pp}$  (Full scale signal)

$f_{in} = (\text{cycles}/N) * f_s$  where cycles=7 and N=64

$F_s = 50 \text{ MSPS}$

Real switches & Real opamp

ideal\_clock, ideal\_bias, and ideal voltages

Target: 10-bit ENOB at 2x gain mode with  $V_{in}=0.8V_{pp}$

Worst case ENOB > 7-bit for 2x gain mode,  $V_{in}=0.8V_{pp}$

TT, 1.8V, 0C, 27C, 70C

TT, 27C, 1.7V, 1.8V, 1.9V


27C, 1.8V, TT, FF, SS

SS, 1.7V, 70C

(2)


Circuits from HW6

# A- Comparator




Size of the NMOS & PMOS of the TGs here (m) = 3

# PreAmp



Device	Size (in terms of fingers, m)
M1, M2	5
M3, M4, M5, M6	1
Mc	2
Mcx	1
Ideal Current Source	8.8 uA

# Regenerative Latch




Device	Size (in terms of fingers, m)
M1, M2	5
M3, M4	10
Mn (TG)	15
Mp (TG)	15
Cc1, Cc2	100 fF



# RS Latch


Device	Size (in terms of fingers, m)
M1, M2	2
M3, M4	1
M5, M6	10
M7, M8	5
M9, M10	10



# Overdrive test Waveforms


Transient Response

Sat May 12 21:37:42 2018




# B- Switches

## Transmission Gate




Device	Size (in terms of fingers, m)
Mn1	7
Mp2	7

## Bootstrap Switch




Device	Size (in terms of fingers, m)
MnSW	30
Mn1	20
Mp2	1
Mn3,Mn5 Mp4,Mp6	1
Mn7,Mn8	28

# C- Sub ADC Logic




# Logic Circuits used

## NAND Gate Circuit



## Inverter Circuit



(3)

OpAmp Design

# Target


- For the Gain Error  $< \frac{1}{4}$  LSB  
(Gain Requirement):

Resolution	Full Scale	Beta	Gain (dB)	Gain (dB)
N	$V_{FS}$ (Volt)	$\beta$	$2 \cdot 2^N / (\beta \cdot V_{FS})$	$20\log(x)$
10	0.8	1	5120	74
10	0.8	0.5	10240	80
11	0.8	1	10240	80
11	0.8	0.5	20480	86

- For the Settling Error  $< \frac{1}{2}$  LSB  
(Unity BW Requirement):


Resolution	Full Scale	Beta	Sampling Rate	UGB
N	$V_{FS}$ (Volt)	$\beta$	fs	fu
10	0.8	1	5.00E+07	1.25E+08
10	0.8	0.5	5.00E+07	2.50E+08
11	0.8	1	5.00E+07	1.36E+08
11	0.8	0.5	5.00E+07	2.72E+08

# NMOS-input, Single-Ended Output, Folded-Cascode OpAmp






# PMOS-input, Single-Ended Output, Folded-Cascode OpAmp



Device	Size (fingers, m)
Mpbp	5
Mpbp1	4
Mpbp2	$W/L = 2/7$
Mpbp3	3
Mpbn, Mpbn1	1
Mpbn2	1
Mpbn3	2
Mpbn4	20


Device	Size (fingers, m)
Mpc	1
Mp1	1
Mp2	4
Mp3	2
Mp4	3
Mp5	5

# Testbench for the Single-Ended-Output OpAmps




# AC Response (NMOS)

AC Response



# AC Response (PMOS)

AC Response




# Fully-Differential Gain-Boosted Telescopic OpAmp

## Biasing Circuits

## Main OpAmp Circuit

## Folded Cascode OpAmps


## SC CMFB Circuit



Device	Size (fingers, m)
Mdbn, Mdbn1	1
Mdbn2	11
Mdbn3, Mdbn5	4
Mdbn4	W/L = 1/2
Mdbp	5
Mdbp1	1
Mdbp2	W/L = 1/21
Mdbp3	10

Device	Size (fingers, m)
Mdc	16
Md1	28
Md2	90
Md3	10
Md4	3
Md5	1


# Testbench for the Boosted-Gain OpAmp



# AC Response

phaseDegUmwrapped(VF("OUT");VF("VIN")); dB20(VF("OUT");VF("VIN"))

Wed May 9 23:31:19 2018




(4)

# System Simulations


(Under Typical Conditions: TT, 27°, 1.8VDD, Signal Amp = 0.4v)



# Testbench for the 1 stage 1.5bit/stage ADC



During ph1, input is sampled into subADC and MDAC.  
 During ph2, subADC makes decision on S1-3 position and opamp provides  $V_{out}$  as follows:  
 If  $C2 \ C1 = 11$ ,  $B2 \ B1 = 10$ ,  $S1=1$ ,  $V_{out} = 2V_{in} - V_{fs}$ .  
 If  $C2 \ C1 = 01$ ,  $B2 \ B1 = 01$ ,  $S2=1$ ,  $V_{out} = 2V_{in} - 0$ .  
 If  $C2 \ C1 = 00$ ,  $B2 \ B1 = 00$ ,  $S3=1$ ,  $V_{out} = 2V_{in} + V_{fs}$ .




# Simulation Results

## 1- Normal Mode

Transient Response

Wed May 9 01:23:28 2018




# Simulation Results

## 1- Normal Mode

1) If  $V_{in} < V_{refm}$  →  $V_{out} = 2 \cdot V_{in} + V_{fs}$

Transient Response

Wed May 9 01:23:28 2018




# Simulation Results

## 1- Normal Mode

2) If  $V_{refm} < V_{in} < V_{refp} \rightarrow V_{out} = 2 * V_{in}$

Transient Response

Wed May 9 01:23:28 2018




# Simulation Results

## 1- Normal Mode

3) If  $V_{in} > V_{refp} \rightarrow V_{out} = 2 * V_{in} - V_{fs}$

Transient Response

Wed May 9 01:23:28 2018




# Simulation Results

## 2- 2x Gain Mode

Transient Response

Tue May 8 22:28:56 2018




# Simulation Results

## 2- 2x Gain Mode

Transient Response

Tue May 8 22:28:56 2018





# Simulation Results


## 2- 2x Gain Mode (Sig Amp = 0.4v)

db20(dft(v("Vout") ?result "tran") 119n 1399n 64 "Rectangular"))

Name

■ spectrum\_Vout  
■ spectrum\_Vout

**DFT of  
Output**






# Simulation Results

## 2- 2x Gain Mode (Sig Amp = 0.2v)

db20(dft(v("/Vout" ?result "tran") 116.5n 1396.5n 64 "Rectangular"))




# Simulation Results

## 2- 2x Gain Mode (Sig Amp = 0.1v)

db20(dft(v("/Vout" ?result "tran") 116.5n 1396.5n 64 "Rectangular"))

■ spectrum\_Vout  
■ spectrum\_Vout

**DFT of  
Output**



(5)

# Corner Simulations

(For 2x Gain Mode)


# Simulation Results

## TT, 1.8VDD, 27°

db20(dft(v("/Vout" ?result "tran") 119n 1399n 64 "Rectangular"))

Name  
■ spectrum\_Vout  
■ spectrum\_Vout


**DFT of  
Output**



# Simulation Results

## TT, 1.8VDD, 0°


db20(dft(value(value(value(value(VT("/Vout") "Corner" "C0\_0") "modelFiles" "gpd045.scs:tt") "VDD" 1.8) "temperature" 0.0) 116.5n 1396.5n 64 "Rectangular"))



# Simulation Results

TT, 1.8VDD, **70°**


db20(dft(value(value(value(value(VT("/Vout") "Corner" "C0\_2") "modelFiles" "gpd045.scs:tt") "VDD" 1.8) "temperature" 70.0) 116.5n 1396.5n 64 "Rectangular"))



# Simulation Results

TT, **1.7VDD**, 27°


db20(dft(value(VT("/Vout") "VDD" 1.7) 117n 1397n 64 "Rectangular"))



# Simulation Results

TT, 1.9VDD, 27°

db20(dft(value(VT("/Vout") "VDD" 1.9) 117n 1397n 64 "Rectangular"))






# Simulation Results

**SS**, 1.8VDD, 27°

db20(dft(value(value(value(value(VT("Vout") "Corner" "C2\_1") "modelFiles" "gpd045.scs:ss") "VDD" 1.8) "temperature" 27.0) 119n 1399n 64 "Rectangular"))




# Simulation Results

**FF**, 1.8VDD, 27°

db20(dft(value(VT("/Vout") "modelFiles" "gpd045.scs:ff") 119n 1399n 64 "Rectangular"))

Name  
...elFiles=gpd045.scs:ff)  
...elFiles=gpd045.scs:ff)

**DFT of  
Output**




# Simulation Results

**SS, 1.7VDD, 70°**

db20(dft(value(value(value(value(VT("Vout") "Corner" "C3") "modelFiles" "gpd045.scs:ss") "VDD" 1.7) "temperature" 70.0) 118n 1398n 64 "Rectangular"))

Name  
...D=1.7,temperature=70)  
...D=1.7,temperature=70)

**DFT of  
Output**



# Summary

- OpAmps' AC responses:

AC Responses								
NMOS single-ended			PMOS single-ended			Boosted-Gain OpAmp		
Gain	PM	fu	Gain	PM	fu	Gain	PM	fu
<b>22.2 dB</b>	86.45°	73.9 MHz	<b>25.3 dB</b>	87.87°	60.8 MHz	<b>90.9 dB</b>	49.2°	372.2 MHz

- Power Consumption & FOM:

Circuit	Power consumption
Comparators	2 * 439.74 uW
Sub-ADC Logic	3.569 uW
Bootstrap Switches	10 * 6.806 uW
OpAmp	1051.74 uW
<b>Total</b>	<b>2.0124 mW</b>
$FOM = \frac{10 \times P}{2^{ENOB} \times f_s}$	<b>0.5179 pJ</b>

# Summary

- Corners & Different input amplitudes:

Conditions		ENOB	SNR
TT, 1.8VDD, 27°, SigAmp = 0.4v		9.602 bits	59.567 dB
Corners	TT 1.8VDD 27°	Sig Amp = 0.2v	8.886 bits
		Sig Amp = 0.1v	50.742 dB
	TT 1.8VDD SigAmp = 0.4v	Temp = 0°	52.520 dB
		Temp = 70°	49.567 dB
	TT 27° SigAmp = 0.4v	VDD = 1.7v	58.427 dB
		VDD = 1.9v	58.013 dB
	1.8VDD 27° SigAmp = 0.4v	SS	45.951 dB
		FF	43.982 dB
	SS, 1.7VDD, 70°, SigAmp = 0.4v		44.538 dB

Worst Case

(6)

VerilogA Blocks

(Extra Points)

# VerilogA:

## 1 stage 1.5 bit/stage ADC

```
// VerilogA for EE288, One_stage_pipeline_ADC, veriloga
```

```
`include "constants.vams"  
`include "disciplines.vams"
```

```
module One_stage_pipeline_ADC(vdd,vss, vin,vrefm,vrefp,Vout,ph1,ph2,D0,D1,vcm);
```

```
input vrefm,vrefp,ph1,ph2,vcm,vin;  
inout vss,vdd;  
output vout,D0,D1;
```

```
electrical vin,out,vss,vdd,vrefm,vrefp,ph1,ph2,b0,b1,vcm;  
parameter real clk_vth = 0.5, delay = 0, ttime = 1p;  
real v,c1,c2;  
analog begin
```

```
  @(cross(V(ph1) - clk_vth,+1)) begin  
    if((V(vin) > V(vrefp)))  
      begin  
        c1 = 2;  
        c2 = 2;  
        v = 0;  
      end  
    else  
      begin  
        if((V(vin) > V(vrefm))) begin  
          c1 = 2;  
          c2 = 0;  
          v = 0;  
        end  
        else begin  
          c1 = 0;  
          c2 = 0;  
          v = 0;  
        end  
      end  
    end  
  end  
end
```


```
  @(cross(V(ph2) - clk_vth,+1)) begin  
    if(c2 >= V(vdd)) begin  
      v = (V(vin)-0.9)*2 -1;  
    end  
    else begin  
      if(c1 >= V(vdd)) begin  
        v = (V(vin)- 0.9)*2;  
      end  
      else begin  
        v = (V(vin)- 0.9)*2 + 1;  
      end  
    end  
  end  
end
```

```
V(vout) <+ transition(v,delay,ttime);  
V(D0) <+ transition(c1,delay,ttime);  
V(D1) <+ transition(c2,delay,ttime);
```

```
end
```

```
endmodule
```

# Testbench






# Simulation Results

## 1- Normal Mode


1) If  $V_{in} < V_{refm} \rightarrow V_{out} = 2 * V_{in} + V_{fs}$



# Simulation Results

## 1- Normal Mode

2) If  $V_{refm} < V_{in} < V_{refp} \rightarrow V_{out} = 2 * V_{in}$




# Simulation Results

## 1- Normal Mode


3) If  $V_{in} > V_{refp}$  →  $V_{out} = 2 * V_{in} - V_{fs}$

$V_{in} = 399.4 \text{ mV}$



# Simulation Results

## 2- 2x Gain Mode



# VerilogA: Half Adder

```
// VerilogA for EE288, half_adder, veriloga
```

```
`include "constants.vams"
```

```
`include "disciplines.vams"
```

```
module half_adder(A,B,Cout,VDD,VSS,S);
```

```
input A, B;
```

```
output Cout,S;
```

```
inout VDD, VSS;
```

```
parameter real delay = 0, ttime = 1p;
```

```
real carri, sum;
```

```
electrical A, B, Cout, S, VSS, VDD;
```

```
analog begin
```

```
if( (V(A)>=0.5) && (V(B)>=0.5) ) begin
```

```
    carri = 1;
```

```
end
```

```
else begin
```

```
    carri = 0;
```

```
end
```

```
if( (((V(A)>=0.5) && (V(B)>=0.5)) || ((V(A)<=0.5) && (V(B)<=0.5)))) begin
```

```
    sum =0 ;
```

```
end
```

```
else begin
```

```
    sum = 1;
```

```
end
```


```
V(Cout) <+ transition(carri,delay,ttime);
```

```
V(S) <+ transition(sum,delay,ttime);
```


```
end
```

```
endmodule
```

# Test Bench:



# Simulation Results




# VerilogA: Full Adder

```
// VerilogA for EE288, Full_Adder, veriloga
`include "constants.vams"
`include "disciplines.vams"
module Full_Adder(A,B,Cout,VDD,VSS,S,Cin );
input A, B,Cin;
output Cout,S;
inout VDD, VSS;
parameter real delay = 0, ttime = 1p;
real carri, sum,xor1,AND1,AND2;
electrical A, B, Cout, S, VSS, VDD,Cin;
analog begin
    if( ((V(A)>=0.9 && (V(B)>=0.9)) || (V(A)<=0.5 && (V(B)<=0.5)))) begin
        xor1=1;
    end
else begin
    xor1 = 0;
end
if( ((V(Cin)>=0.9 && (xor1>=0.9)) || (V(Cin)<=0.5 && (xor1<=0.5)))) begin
    sum=1;
end
else begin
    sum = 0;
end


    if( (V(A)>=0.9) && (V(B)>=0.9) ) begin
        AND1 = 1;
    end
else begin
        AND1 = 0;
    end
    if( (xor1>=0.9) && (V(Cin)>=0.9) ) begin
        AND2 = 1;
    end
else begin
        AND2 = 0;
    end
    if((AND1 >= 0.9) || (AND2 >= 0.9) ) begin
        carri= 1.0;
    end
else begin
        carri = 0.0;
    end
    V(Cout) <+ transition(carri,delay,ttime);
    V(S) <+ transition(sum,delay,ttime);
end
endmodule
```



# Test Bench



# Simulation Results



# Verilog A: D\_Flip\_Flop

```
// VerilogA for EE288, D_Flip_Flop, veriloga
```

```
`include "constants.vams"
```

```
`include "disciplines.vams"
```

```
module D_Flip_Flop(D,CLK,Q);
```

```
input D, CLK;
```

```
output Q;
```

```
parameter real clk_vth = 0.5, delay = 0, ttime = 1p;
```

```
real out;
```

```
electrical D, CLK, Q;
```

```
analog begin
```

```
  @(cross(V(CLK) - clk_vth,+1)) begin
```

```
    out = V(D);
```


```
  end
```

```
  V(Q) <+ transition(out,delay,ttime);
```


```
end
```

```
endmodule
```

# Test Bench



# Simulation Results



# Verilog A:

```
// VerilogA for ADC_Comparator, Two_Bit_Flash_ADC, veriloga
`include "constants.vams"
`include "disciplines.vams"
module Two_Bit_Flash_ADC(ph1, ph2, Vrefp, Vrefm, Vin, VDD, D0, D1);

input ph1, ph2, Vrefp, Vrefm, Vin;

inout VDD;

output D0, D1;

electrical ph1, ph2, Vrefp, Vrefm, Vin, VDD, D0, D1;

parameter real clk_th = 0.5, delay = 0, ttime = 1p;

real c1, c2, c3, d1, d0;

analog begin

    @(cross(V(ph1) - clk_th, +1)) begin


        if ((V(Vin) > (V(Vrefp) - V(Vrefm))) / 2) begin
            c2 = V(VDD);
            c1 = V(VDD);
            c3 = V(VDD);
            d1 = 0;
            d0 = 0;
        end
        else begin
```

```

if ((V(Vin)) > (V(Vrefp)-V(Vrefm))/4) begin
    c3 = 0;
    c2 = V(VDD);
    c1 = V(VDD);
    d1 = 0;
    d0 = 0;
    end
    if((V(Vin)) > (V(Vrefp)-V(Vrefm))/8) begin
        c3 = 0;
        c2 = 0;
        c1 = V(VDD);
        d1 = 0;
        d0 = 0;
        end
    else begin
        if (c1 >= V(VDD)) begin
            d1 = 0;
            d0 = V(VDD);
        end
        else begin
            d1 = 0;
            d0 = 0;
        end
    end
end
end
else begin
    c3 = 0;
    c2 = 0;
    c1 = 0;
    d1 = 0;
    d0 = 0;
end
end
end
end
@((cross(V(ph2) - clk_th,+1)) begin
    if(c3 >= V(VDD)) begin
        d1 = V(VDD);
        d0 = V(VDD);
    end
    else begin
        if(c2 >= V(VDD)) begin
            d1 = V(VDD);
            d0 = 0;
        end
    end
end
end
end
endmodule

```

# Test Bench



# Simulation Results

