
# VerilogA Blocks For a 10-bit Pipelined ADC


# VerilogA: 1 stage 1.5 bit/stage ADC

```
// VerilogA for EE288, One stage pipleline ADC, veriloga
'include "constants.vams"
`include "disciplines.vams"
module One stage pipleline ADC(vdd,vss, vin,vrefm,vrefp,out,ph1,ph2,b0,b1,vcm);
input vrefm, vrefp, ph1, ph2, vcm, vin;
inout vss,vdd;
output out,b0,b1;
electrical vin,out,vss,vdd,vrefm,vrefp,ph1,ph2,b0,b1,vcm;
parameter real clk vth = 0.5, delay = 0, ttime = 1p;
real v,B0,B1, vp, vm, vinput;
analog begin
vp = V(vcm) + (V(vrefp)-V(vrefm))/8;
vm = V(vcm) - (V(vrefp)-V(vrefm))/8;
@(cross(V(ph1) - clk vth,-1)) begin
    if((V(vin) >= vp))
      begin
      B0 = V(vss);
      B1 = V(vdd);
       end
      else if ((V(vin) \le vp) \& (V(vin) \ge vm)) begin
         B0 = V(vdd);
         B1 = V(vss);
         end
      else begin
         B0 = V(vss);
         B1 = V(vss);
         end
    end
```




#### 1- Normal Mode

1) If  $Vin < Vrefm \rightarrow Vout = 2*Vin + Vfs$ 




#### 1- Normal Mode


2) <u>If Vrefm < Vin < Vrefp</u> → Vout = 2\*Vin



#### 1- Normal Mode



#### 2- 2x Gain Mode





#### VerilogA: Half Adder

```
// VerilogA for EE288, half_adder, veriloga
`include "constants.vams"
`include "disciplines.vams"

module half_adder(A,B,Cout,VDD,VSS,S);
input A, B;
output Cout,S;
inout VDD, VSS;
parameter real delay = 0, ttime = 1p;
real carri, sum;
electrical A, B, Cout, S, VSS, VDD;
```

```
analog begin
 if( (V(A) \ge 0.5) \&\& (V(B) \ge 0.5) ) begin
    carri = V(VDD);
    end
  else begin
     carri = V(VSS);
     end
 if( (((V(A) \ge 0.5) \&\& (V(B) \ge 0.5)))) | ((V(A) \le 0.5) \&\& (V(B) \le 0.5))) | begin
     sum = V(VSS);
     end
  else begin
    sum = V(VDD);
     end
V(Cout) <+ transition(carri,delay,ttime);</pre>
V(S) <+ transition(sum,delay,ttime);
enD
endmodule
```







### VerilogA: Full Adder

```
// VerilogA for EE288, Full Adder, veriloga
`include "constants.vams"
`include "disciplines.vams"
module Full Adder(A,B,Cout,VDD,VSS,S,Cin);
input A, B,Cin;
output Cout,S;
inout VDD, VSS;
parameter real delay = 0, ttime = 1p;
real carri, sum,xor1,AND1,AND2;
electrical A, B, Cout, S, VSS, VDD, Cin;
analog begin
   if( ((V(A) \ge 0.9 \&\& (V(B) \ge 0.9)) | | (V(A) < 0.5 \&\& (V(B) < 0.5)))) begin
    xor1=V(VSS);
    end
  else begin
    xor1 = V(VDD);
    end
  if( ((V(Cin)>=0.9 && (xor1>=0.9))| | (V(Cin)<=0.5 && (xor1<=0.5)))) begin
    sum= V(VSS);
    end
  else begin
    sum = V(VDD);
    end
```


```
if((V(A) > = 0.9) \&\& (V(B) > = 0.9)) begin
    AND1 = V(VDD);
    end
  else begin
    AND1 = V(VSS);
    end
  if((xor1>=0.9) && (V(Cin)>=0.9)) begin
   AND2 = V(VDD);
    end
  else begin
    AND2 = V(VSS);
    end
  if((AND1 >= 0.9) | | (AND2 >= 0.9) ) begin
    carri= V(VDD);
    end
  else begin
    carri = V(VSS);
    end
V(Cout) <+ transition(carri,delay,ttime);
V(S) <+ transition(sum,delay,ttime);
end
endmodule
```






# VerilogA: D flipflop

```
// VerilogA for EE288, D Flip Flop, veriloga
`include "constants.vams"
`include "disciplines.vams"
module D_Flip_Flop(D,CLK,Q);
input D, CLK;
output Q;
parameter real clk_vth = 0.5, delay = 0, ttime = 1p;
real out;
electrical D, CLK, Q;
analog begin
@(cross(V(CLK) - clk vth,+1)) begin
  out = V(D);
  end
V(Q) <+ transition(out,delay,ttime);</pre>
end
endmodule
```






# VerilogA: Two Bit Flash ADC


d0 = V(VDD);

end


```
// VerilogA for ADC Comparator, Two Bit Flash ADC, veriloga
                                                                               if ((V(Vin)) > (V(Vrefp)-V(Vrefm))/4) begin
'include "constants.vams"
                                                                                    c3 = 0;
`include "disciplines.vams"
                                                                                    c2 = V(VDD);
module Two Bit Flash ADC(ph1, ph2, Vrefp, Vrefm, Vin, VDD, D0, D1);
                                                                                    c1 = V(VDD);
                                                                                    d1 = 0;
                                                                                    d0 = 0;
input ph1, ph2, Vrefp, Vrefm, Vin;
inout VDD;
                                                                                    end
output D0,D1;
                                                                                   if((V(Vin)) > (V(Vrefp)-V(Vrefm))/8) begin
electrical ph1, ph2, Vrefp, Vrefm, Vin, VDD, D0, D1;
                                                                                    c3 = 0;
parameter real clk th = 0.5, delay=0, ttime = 1p;
                                                                                    c2 = 0;
                                                                                    c1 = V(VDD);
real c1, c2, c3, d1, d0;
                                                                                    d1 = 0;
                                                                                    d0 = 0:
                                                                                    end
analog begin
                                                                            else begin
  @(cross(V(ph1) - clk th,+1)) begin
                                                                                    c3 = 0;
                                                                                    c2 = 0;
    if ((V(Vin)) > (V(Vrefp)-V(Vrefm))/2) begin
                                                                                    c1 = 0:
       c2 = V(VDD);
                                                                                    d1 = 0;
       c1 = V(VDD);
                                                                                    d0 = 0;
       c3 = V(VDD);
                                                                                  end
        d1 = 0;
                                                                                end
       d0 = 0:
                                                                              enD
      end
                                                                            @(cross(V(ph2) - clk th,+1)) begin
                                                                                if(c3 \ge V(VDD)) begin
    else begin
                                                                                  d1 = V(VDD);
```

```
else begin
      if(c2 \ge V(VDD)) begin
        d1 = V(VDD);
         d0 = 0:
         end
     else begin
         if (c1 \ge V(VDD)) begin
           d1 = 0;
           d0 = V(VDD);
           end
         else begin
           d1 = 0;
           d0 = 0;
           end
      end
    end
  end
V(D0) <+ transition(d0,delay,ttime);
V(D1) <+ transition(d1,delay,ttime);
end
endmodule
```







# Bit Alignment Circuit



# 10 Bit Pipe-Line ADC Test Bench



# Transient Response



# Transient Response

