## EE288 – HW6 Report 1 stage of a 1.5 bit/stage Pipeline ADC

(using 45nm CMOS Technology)

Muhammad Aldacher


Student ID: 011510317

#### Overview


- 1. Comparator Circuit
- 2. Bootstrap & CMOS switches
- 3. Sub-ADC Logic Circuit
- 4. Whole System simulations
  - a) Normal Mode
  - b) 2x Gain Mode
- 5. VerilogA Blocks

## (1) <u>Comparator</u>

## Whole Comparator Circuit




## PreAmp




Device	Size (in terms of fingers, m)
M1, M2	5
M3, M4, M5, M6	1
Mc	2
Mcx	1
Ideal Current Source	8.8 uA


## Regenerative Latch



### **RS Latch**



#### Overdrive test Waveforms



time (ns)


75.0

0.0


25.0

## (2) <a href="#">Switches Circuits</a>

## **Bootstrap Switch**




### **CMOS Transmission Gate Switch**



## (3) Sub-ADC Logic Circuit


## Whole Logic Circuit




## Logic Circuits used

#### **NAND Gate Circuit**


#### **Inverter Circuit**






## (4) Whole System

### Testbench




# Simulation Results (a) Normal Mode

#### 1- Normal Mode




#### 1- Normal Mode

1) If  $Vin < Vrefm \rightarrow Vout = 2*Vin + Vfs$ 




#### 1- Normal Mode

If Vin < Vrefm → Vout = 2\*Vin + Vfs




#### 1- Normal Mode

If Vrefm < Vin < Vrefp → Vout = 2\*Vin




#### 1- Normal Mode

<u>If Vrefm < Vin < Vrefp</u> → Vout = 2\*Vin




#### 1- Normal Mode

If Vin > Vrefp → Vout = 2\*Vin - Vfs





#### 1- Normal Mode


3) If  $Vin > Vrefp \rightarrow Vout = 2*Vin - Vfs$ 





# Simulation Results (b) 2x Gain Mode






























2- 2x Gain Mode (Signal input Amp = 0.125v)



#### 2- 2x Gain Mode

Input Amplitude	Difference between Ideal output value & Measured output value	ENOB	SNR
0.5 V	~ 12 mV	10.63 bits	65.76 dB
0.25 V	~ 2 mV	9.70 bits	8.82 dB
0.125 V	~ 1 mV	8.82 bits	54.88 dB


- It is observed that there is an offset between the measured 2x output with respect to the calculated value, & this offset decreases as the input signal amplitude decreases.
- As the amplitude of the input signal decreases, the signal power with respect to the noise decreases, causing a decrease in the ENOB & SNR values.

## (5) <u>VerilogA Block</u>


# VerilogA: 1 stage 1.5 bit/stage ADC

```
// VerilogA for ADC FinalProject, B 1p5stage VerilogA, veriloga
'include "constants.vams"
'include "disciplines.vams"
module B_1p5stage_VerilogA(vin,vrefp,vrefm,ph1,ph2,vcm,vout,D1,D0,vdd,vss);
parameter real clk th=0.9;
parameter real delay = 0;
parameter real ttime = 1p;
inout vdd,vss;
input vin, vrefp, vrefm, ph1, ph2, vcm;
output vout, D1, D0;
electrical vdd, vss;
electrical vin, vrefp, vrefm, ph1, ph2, vcm;
electrical vout, D1, D0;
real dd1,dd0,vvout;
analog begin
          @(cross(V(ph1) - clk_th, +1)) begin
                    if (V(vin)>V(vrefp)) begin
                             dd1 = V(vdd);
                                                 dd0 = V(vss);
                             end
                    else if ((V(vin)<V(vrefp)) && (V(vin)>V(vrefm))) begin
                             dd1 = V(vss);
                                                 dd0 = V(vdd);
                    else begin
                             dd1 = V(vss);
                                                 dd0 = V(vss);
                             end
          end
```

## Testbench




#### 1- Normal Mode




#### 1- Normal Mode

1) If  $Vin < Vrefm \rightarrow Vout = 2*Vin + Vfs$ 




#### 1- Normal Mode

If Vrefm < Vin < Vrefp → Vout = 2\*Vin




#### 1- Normal Mode


If Vin > Vrefp → Vout = 2\*Vin - Vfs




#### 2-2x Gain Mode



#### 2- 2x Gain Mode



#### 2- 2x Gain Mode



## [Extra] VerilogA: Sub-ADC Logic

end

```
// VerilogA for ADC FinalProject, B SubADCLogic, veriloga
'include "constants.vams"
'include "disciplines.vams"
module B_SubADCLogic(C2,C1,ph2,S1,S2,S3,B2,B1,vdd,vss);
parameter real clk th=0.9;
parameter real delay = 0;
parameter real ttime = 1p;
inout vdd,vss;
input C2,C1,ph2;
output S1,S2,S3,B2,B1;
electrical vdd, vss;
electrical C2,C1,ph2;
electrical S1,S2,S3,B2,B1;
real ss1,ss2,ss3,bb2,bb1;
analog begin
         @(cross(V(ph2) - clk_th, +1)) begin
                  if ((V(C2)>0.9) && (V(C1)>0.9)) begin
                           ss1 = V(vdd);
                                             ss2 = V(vss);
                                                               ss3 = V(vss);
                           bb2 = V(vdd);
                                             bb1 = V(vss);
                           end
                  else if ((V(C2)<0.9) && (V(C1)>0.9)) begin
                           ss1 = V(vss);
                                             ss2 = V(vdd);
                                                               ss3 = V(vss);
                           bb2 = V(vss);
                                             bb1 = V(vdd);
                           end
                  else begin
                           ss1 = V(vss);
                                             ss2 = V(vss);
                                                               ss3 = V(vdd);
                           bb2 = V(vss);
                                             bb1 = V(vss);
                           end
         end
```

```
@(cross(V(ph2) - clk_th, -1)) begin
                  ss1 = V(vss);
                                    ss2 = V(vss);
                                                       ss3 = V(vss);
         end
         V(S1) <+ transition(ss1,delay,ttime);
         V(S2) <+ transition(ss2,delay,ttime);
         V(S3) <+ transition(ss3,delay,ttime);
         V(B2) <+ transition(bb2,delay,ttime);
         V(B1) <+ transition(bb1,delay,ttime);
endmodule
```

#### **SUMMARY**

#### **Summary Notes:**

- When replacing the ideal switches with switches with real transistors, for better performance, the CMOS transmission gate switches are preferably used to connect 2 nodes, while the Bootstrapped switches are used to pass exact input values to a certain node.
- The comparators compare the input signal at the rising edge of ph1, then the outputs are generated at the rising edge of ph2.
- The value of the stage output depends on the value of the input signal right before the falling edge of ph1 (rising edge of ph2).
- Decreasing the amplitude of the input signal, makes it easier for the system to give a more closer 2x gain (less offset), but also decreases the SNR & the ENOB (since the signal power decreased with respect to the noise level).