Very Low-Voltage Digital-Audio $\Delta\Sigma$ Modulator with 88-dB Dynamic Range Using Local Switch Bootstrapping

Mohamed Dessouky, *Student Member, IEEE,* and Andreas Kaiser, *Member, IEEE*

Abstract—A 1-V 1-mW 14-bit $\Delta\Sigma$ modulator in a standard CMOS 0.35-μm technology is presented. Special attention has been given to device reliability and power consumption in a switched-capacitor implementation. A locally bootstrapped symmetrical switch that avoids gate dielectric overstress is used in order to allow rail-to-rail signal switching. The switch constant overdrive also enhances considerably circuit linearity. Modulator coefficients of a single-loop third-order topology have been optimized for low power. Further reduction in the power consumption is obtained through a modified two-stage opamp. Measurement results show that for an oversampling ratio of 100, the modulator achieves a dynamic range of 88 dB, a peak signal-to-noise ratio of 87 dB and a peak signal-to-noise-plus-distortion ratio of 85 dB in a signal bandwidth of 25 kHz.

Index Terms—Analog circuits, bootstrapped switch, delta–sigma modulators, switched-capacitor circuits, very low voltage.

I. INTRODUCTION

FUTURE systems-on-chip will require integration of logic, analog, and memory on the same chip at low power-supply voltages. The need for the development of low-voltage and low-power analog circuit techniques is, thus, twofold. First, the demand on low-voltage low-power mixed-signal circuits is significantly increasing in order to cope with modern advances in portable and battery-operated systems. In these systems, the operating voltage and the total power consumption have a direct impact on the battery weight and lifetime. On the other side, advances in CMOS technology are driven by the digital system need to enhance the circuit speed performance and increase the integration density by continuously reducing the channel length. Lower channel lengths lead to lower supply voltages. The supply voltage is expected to drop down to around 0.6 V for a channel length of 0.05 μm by 2011 [1]. The threshold voltage, however, must remain relatively constant to keep the off transistor leakage within tolerable limits.

Analog-to-digital converters (ADCs) are one of the performance limiting blocks in any mixed-signal circuit. Robust switched-capacitor (SC) circuits are still good candidates even under very low voltage. However, in contrast to digital circuits, the power consumption of analog circuits increases as the supply voltage decreases [2]. In addition, the widely

Fig. 1. SC first-order low-pass filter.

used clock voltage multiplication technique [3] cannot be employed anymore for critical switches in the circuit due to the gate dielectric reliability limitation [4]. New circuit techniques are thus needed to allow SC circuit operation under these challenging conditions and maintain, at least, the same signal-to-noise ratio (SNR).

After a brief introduction to low-voltage SC techniques, this paper describes the design of a 1-V 14-bit digital-audio $\Delta\Sigma$ modulator in a standard CMOS technology using a dedicated low-voltage switch. Special attention has been paid to device reliability and power consumption.

II. LOW-VOLTAGE SWITCHED-CAPACITOR OPERATION

Fig. 1 shows a typical first-order low-pass SC section. The analog ground potential V_{AGND} is usually set to $V_{\mathrm{DD}}/2$ to maximize signal excursions. The CMOS switch is fully operational for supply voltages higher than the sum of the threshold voltages of both transistors $V_{\mathrm{th}n} + V_{\mathrm{th}p}$. For lower supply voltages, a conductance gap begins to appear around the middle of the supply range, as will be shown later on. This means that under low-voltage operation, this configuration no longer works.

Some solutions to this problem can be found in the open literature. Special fabrication processes have been modified to have, besides standard transistors, low-threshold transistors. These processes, however, are more expensive since processing steps must be added during circuit fabrication. Since the clock voltage multiplication technique [3] is not compatible with very advanced low-voltage CMOS processes where gate-oxide

Fig. 2.   Basic switch bootstrapping circuit.

Fig. 3.   Low-voltage SC first-order low-pass filter using bootstrapped switches.


Fig. 4.   Low-voltage SC first-order low-pass filter using charge cancellation.

breakdown becomes an issue, the switched-opamp technique [5], [6] has been proposed to get around this problem. Reference voltages are set to V_{DD} and V_{SS}; the remaining critical switches at the outputs of each opamp, e.g., switch S6 in Fig. 1, are then eliminated by switching the opamp itself. However, the switch S1 connected to the input of the circuit remains, and it severely restricts the maximum allowable amplitude of the input signal. The switching of the opamp may also affect the speed of the circuit.

In this paper, very low-voltage SC operation has been achieved using a special low-voltage *bootstrapped* switch [7]. The basic idea of this switch is demonstrated in Fig. 2. The signal switch is transistor MNSW while the five additional switches S1-S5 and the capacitor C_{offset} constitute the bootstrap circuit. During ϕ_2, switches S3 and S4 charge the capacitor to V_{DD} while switch S5 fixes the gate voltage of MNSW to V_{SS} to make sure that the transistor is in the off state. During ϕ_1, switches S1 and S2 connect the precharged capacitor between the gate and the source of MNSW such that its gate–source voltage V_{GS} is equal to the voltage V_C ($\approx V_{DD}$) across the capacitor. This switch configuration allows rail-to-rail signal switching since the gate–source voltage is always constant during ϕ_1 independently of the input signal. A transistor-level implementation of the bootstrapped switch, which is fully compatible with modern low-voltage CMOS processes, is given in Section IV.A.

Fig. 3 shows a low-voltage first-order low-pass SC filter based on bootstrapped switches [8]. In order to minimize the number of bootstrapped switches, two analog reference voltages are used: V_{SS} at the opamp input where a normal n-switch can be used to switch the ground voltage, and a $V_{DD}/2$ analog reference voltage at the opamp output and at the circuit input to maximize the signal swing. The bootstrapped switch is used to switch signals at this voltage level. Using V_{SS} at the opamp input eases the biasing of the input transistors of the low-voltage opamp, however, it may cause charge leakage due to negative transient spikes [6]. Reversed biased diodes corresponding to drain/source-bulk junctions exist on all nodes of the SC circuit. Large negative voltage spikes could then forward bias these diodes, causing bulk current spikes leading to charge loss. These current spikes may also cause noise coupling to other parts of the circuit. Nodes N and I in Fig. 3 are subjected to those spikes. The associated drain/source diodes are also shown. Since the SCs $C2$ and $C3$ are not reset

to zero but to $V_{DD}/2$ which is also the input reference voltage, the maximum voltage step is limited to $V_{DD}/2$. For supply voltages at 1 V, the maximum spike value is thus limited to around 0.5 V. This represents the maximum spike height for an open circuit at the nodes under investigation. In spite of the opamp finite bandwidth, in practice, the spike height is much lower than this value due to the finite switching time and the fact that these nodes are already connected to the virtual ground opamp input. In addition, using delayed clock phases, as shown in Fig. 3, also reduces the amplitude of these spikes by first connecting these nodes to V_{SS} before the application of the voltage step. As a result, this spike is usually not sufficient to forward bias the drain/source-bulk diode.

Another technique to further reduce the number of bootstrapped switches is presented in [9] where a single analog reference voltage at V_{SS} is used, as shown in Fig. 4. However, the signal still varies around $V_{DD}/2$ at the circuit input as well as at the opamp output to preserve the maximum swing. The difference between the two reference voltages is compensated by injecting a fixed amount of charge at the opamp input using an extra capacitor C_{CM} [6]. This extra capacitor, however, increases the switching noise. It also decreases the opamp

Fig. 5.   Modulator topology.

TABLE I
MODULATOR COEFFICIENTS.

	Interstage Coeff.	Feedback Coeff.
1^{st} Integrator	$a_1 = 0.10$	$b_1 = 0.10$
2^{nd} Integrator	$a_2 = 0.27$	$b_2 = 0.18$
3^{rd} Integrator	$a_3 = 0.31$	$b_3 = 0.17$
Comparator	$a_4 = 4.35$	

Fig. 7.   Transistor-level implementation of the bootstrapped switch.

IV. LOW-VOLTAGE BUILDING BLOCKS

In this section, the low-voltage circuit building blocks used in the modulator are discussed.

A. Symmetrical Bootstrapped Switch

Fig. 7 shows the transistor-level implementation of the switch bootstrapping circuit shown in Fig. 2 [14]. Transistors MN1, MP2, MN3, MP4, and MN5 correspond to the five ideal switches S1-S5 respectively. Additional transistors and modified connectivity shown in Fig. 7 were introduced to extend all switch operation from rail-to-rail while limiting all gate–source voltages to V_{DD}. Gate connections of MP4 and MP2 prevent their overstress as the voltage on node B rises above V_{DD}. Transistor MN6S triggers MP2 on at the beginning of ϕ_1 while transistor MN6 keeps it on as the voltage on node A rises to the input voltage v_{in}. Gate connections of transistors MN1 and MN6 allow them to be turned on similar to the main switch MNSW. Furthermore, transistor MNT5 has been added to prevent the gate–drain voltage of MN5 from exceeding V_{DD} during ϕ_1 while it is off. During ϕ_1 when MNT5 is off, its drain-bulk diode junction voltage reaches a reverse bias voltage of $2V_{DD}$. This must be compatible with the technology limits. It should be also noted that the bulk of transistors MP2 and MP4 must be tied to the highest potential, i.e., node B, and not to V_{DD}.

However, in the circuit presented in [14], the voltage at the drain side of the main switch MNSW must be always higher than that at the source side at the switching moment to prevent the drain–gate voltage from exceeding V_{DD} during the turn-on transient. While this is not a problem for the SC charge cancellation scheme shown in Fig. 4, since the source terminal of the bootstrapped switch is always discharged to V_{SS}, in the corresponding SC configuration shown in Fig. 3, the drain side could have lower voltages before switching on. In order to overcome

Fig. 6.   Fully differential low-voltage integrator.

feedback factor β leading to an increase of the amplifier closed-loop settling time.

III. MODULATOR ARCHITECTURE

For low-voltage low-power applications, a single-loop ΔΣ modulator topology is preferable over a cascaded one because it has more relaxed requirements on linear amplifier nonidealities, such as the dc gain and the gain-bandwidth product. Also, since noise injected at the internal nodes is reduced so much by the large gain of the preceding integrators, integrators inside the feedback loop can be scaled down resulting in a lower power dissipation [10]. However, in order to keep the oversampling ratio relatively low to reduce power consumption, the loop order must be increased. A third-order feedback topology based on delayed integrators, shown in Fig. 5, is thus used. Fig. 6 shows the SC circuit implementation of a fully differential integrator cell used in the modulator, based on the low-voltage technique shown in Fig. 3. The supply voltage is set to 1 V. The amplifier output common-mode (CM) voltage V_{cm-out} is set to the mid-supply 0.5 V, while its input CM voltage V_{cm-in} is set to V_{SS}. CMOS switches are only used to switch the digital-to-analog converter (DAC) levels, namely V_{SS} and V_{DD}. The same bootstrap circuit can be used to drive parallel switches. This can be seen for switches S1 and S2 in Fig. 6. Delayed clocks are used for the input switches S1, S2, and S3, as well as the feedback switch S6 to reduce charge injection.

Modulator coefficients have been determined with the help of the *Delta–Sigma Toolbox* [11] for MATLAB [12], according to the design procedure described in [13]. Table I shows the corresponding scaled modulator coefficients.

Fig. 8. Comparison of the bootstrapped and the CMOS switch conductance using minimal size transistors $W/L = 0.5\mu/0.35\mu$. (a) $V_{DD} = 3$ V. (b) $V_{DD} = 1$ V.

Fig. 9. Two-stage amplifier with inherent first-stage CMFB.

this limitation, an additional transistor MN2 has been added on the drain side, shown dashed in Fig. 7, such that the switch MNSW becomes completely symmetrical. The gate voltage is thus clamped at a voltage V_{DD} higher than the terminal of the lowest terminal voltage.

This bootstrapping circuit thus allows switch operation (transistor MNSW) from rail-to-rail while limiting all gate–source/drain voltages to V_{DD} avoiding any oxide overstress. Fig. 8 shows the conductance of a minimal size bootstrapped switch versus the source potential for two different supply voltages. Also shown is the conductance of a CMOS switch. For the 3-V case, shown in Fig. 8(a), the bootstrapped switch conductance has less variations than that of the CMOS case. This means that using this switch would reduce significantly harmonic distortion effects, such as charge injection related to switch operation. For the 1-V case, shown in Fig. 8(b), while the CMOS switch fails due to the conductance gap for signal voltages in the mid-supply range, the bootstrapped switch allows rail-to-rail operation. In spite of the fact that the gate–source potential of the bootstrapped switch is held constant, the conductance drops with the source voltage due to the source-bulk potential which increases the threshold voltage. In [15], a solution to this bulk effect is proposed through the use of a separate well p-transistor as the main switch and controlling its bulk potential.

It is to be mentioned that other bootstrapped switch implementations have been proposed. In [16], a MOS-only implementation was presented, however, no attention has been paid to reliability problems. In [4], reliability problems have been addressed, however, the bootstrap implementation [14] used in this work has the merit of being much simpler and addressing the transient reliability problem.

B. Opamp

In very low-voltage SC circuits, stacked transistors cannot be used to achieve the required DC gain. Thus, usually a two-stage amplifier is needed. Fig. 9 shows the used opamp [8]. It is based on a fully differential folded-cascode p-type two-stage Miller-compensated configuration. The second stage is a common-source amplifier with active load which also allows a large output swing.

Due to the differential structure, the CM output voltage of *both* stages needs to be regulated using common-mode feedback (CMFB). Biasing of class-A amplifiers is typically accomplished with a CMFB circuit that senses the output CM voltage in order to control the tail current source in the first stage. However, owing to stability considerations, the gain and bandwidth of the CMFB loop are limited to, at most, those of the differential mode signal path. Moreover, since the gain from the first stage to the output is positive, an additional inverting amplifier is needed to achieve a stable CMFB, thus increasing the overall power consumption. This CMFB amplifier also limits the output swing of the original differential amplifier.

In order to avoid this extra CM amplifier, the CMFB circuit for the first stage has been replaced by the cross-coupled connection of transistors M51, M52, M61, and M62, similar to [17]. The differential output conductance seen at the output of the first stage (nodes $n3$ and $n4$) is given by

$$\text{gds}_{\text{out1}} = \text{gds}_8 + (gm_{51} - gm_{52})$$
$$+ \frac{\text{gds}_3(\text{gds}_1 + 2\text{gds}_{51})}{\text{gds}_3 + \text{gds}_1 + 2\text{gds}_{51} + gm_3 + gmb_3}. \quad (1)$$

With $gm_{51} = gm_{52}$, the transconductance gm_{51} seen at the gate of transistors M51 and M61 is thus canceled by the opposite action of the parallel transistors M52 and M62, respectively. This negative feedback connection causes the differential signal at the output of the first stage to see a high load impedance limited by $1/\text{gds}_8$. On the other hand, for the common mode signal, the output conductance is still given by (1) with the negative sign turned positive. The conductance is thus limited by $gm_{51} + gm_{52}$. This is a low impedance and consequently the first stage does not require an additional CMFB circuit.

For the second stage, a simple passive SC CMFB circuit, shown in Fig. 6, is used. Since the output CM of the amplifier is set to $V_{DD}/2$, bootstrapped switches must be used in the CMFB circuit for those switches connected to the amplifier output. Those bootstrapped switches, however, can be shared with the sampling network connecting the integrator output to the subsequent stage, as shown in Fig. 6.

The amplifier has a minimum supply voltage, determined by the cross-coupled connection, of $V_{GS51} + V_{DSsat8}$ which is around 1 V. This low supply voltage allows biasing the cascode

Fig. 10. Output chopping using the cascode transistors.

Fig. 11. (a) Low-voltage comparator. (b) Low-voltage latch.

transistors directly through V_{DD} which eliminates the need of an additional biasing voltage. On the other hand, this connection limits the maximum allowable supply voltage necessary to keep the cascode transistors in saturation. It may also degrade the power supply rejection ratio (PSRR) since the supply noise is directly injected in the signal path. However, this effect is greatly reduced through the fully differential structure where this noise results in a CM signal which is rejected by the fully differential operation. The amount of the cancellation is limited by the mismatch of the two differential signal paths.

While flicker noise can be reduced using larger gate areas for the transistors contributing to the noise (namely M1, M2, M5, M6, M8, and M9), this causes higher parasitic capacitance on the internal nodes increasing the amplifier power consumption. In order to overcome this, chopper stabilization has been used [18]. Input chopping can be easily done using four input switches as shown in Fig. 6. However, since the opamp uses a two-stage structure with a compensation capacitor, the same switching arrangement cannot be used at the output. In fact, the compensation capacitance acts like a memory element that prohibits the opamp output to be chopped instantaneously. Instead, the output of the first stage is chopped as shown in Fig. 10 using only two additional cascode transistors M32 and M42 in parallel with the existing ones but with their sources connected to nodes $n2$ and $n1$, respectively [8]. The gates of both cascodes are then driven by the two *overlapping* chopper clocks ϕ_{ch1} and ϕ_{ch2} at half the sampling frequency. The two chopper clocks must overlap to avoid the simultaneous cutoff of both cascodes in parallel which would increase the settling time of the opamp. This arrangement reduces the $1/f$ noise for all transistors but M8 and M9 where a larger transistor length must still be used. Chopper stabilization is used only for the first integrator stage, since the noise of subsequent stages undergoes noise shaping by the loop filter.

C. Comparator

Since there are no critical design requirements on the comparators used in $\Delta\Sigma$ modulators, a simple low-voltage comparator similar to that presented in [10] is used. The comparator

is shown in Fig. 11(a). It is composed of the input p-type differential stage M1/M2 transistors which drives the positive feedback connection of transistors M3 and M4 used for the regeneration action.

In [10], resetting is done by shorting both outputs to V_{SS}. In this design, however, resetting the comparator to the metastable state is achieved using a bootstrapped switch, as shown in Fig. 11(a). This enhances the comparison speed by eliminating the time needed by the outputs to rise from V_{SS} to the metastable state.

The input CM of the comparator is at V_{SS}, a simple SC circuit is used to shift the level of the last integrator output which is around $V_{DD}/2$ to V_{SS}.

The same latch, shown in Fig. 11(b) [10] is also used. The metastable point at the comparator output should be chosen below the threshold level of the latch V_{th6}, such that if the outputs of the comparator have not diverged enough in the available time, the latch should not trigger [10].

V. DESIGN SYNTHESIS

Starting from high-level specification requirements determined using MATLAB [12] simulations, circuit sizing has been done following the layout-oriented design methodology presented in [19]. Sizing plans have been developed for the amplifier, the integrator, and the bootstrapped switch and incorporated in the knowledge-based sizing tool COMDIAC [20]. In the same time, the corresponding layout templates have been prepared using the layout language CAIRO [21]. These templates have been then used concurrently *during* sizing to calculate the associated circuit parasitics including diffusion and routing capacitances and to compensate for them by readjusting transistor sizes. This is done through a special parasitics estimation mode allowed by the layout tool [19] without any layout generation. The final layout has also been generated using the same templates.

The automating sizing procedures also allow to size *separately* each switch based on its charge and the required settling error. This allows to optimize switch sizes, which happens to be large under low-voltage operation as a result of the small switch overdrive, leading to the minimization of the clock feedthrough due to the associated large switch parasitic capacitances.

Fig. 12.   Chip die photo.

Fig. 13.   Measured SNR and SNDR.

TABLE II
CONVERTER PERFORMANCE SUMMARY.

Supply Voltage	1 V
Reference Voltage	1 V
DR	88 dB
Peak SNR / SNDR	87 dB / 85 dB
Oversampling Ratio	100
Sampling Rate	5 MHz
Signal Bandwidth	25 kHz
Power Consumption	950 μW
Figure of Merit $\times 10^6$	275
Die Area	0.9 mm $\times$ 0.7 mm
Technology	0.35 μm CMOS TMDP

Fig. 14.   Measured baseband output spectrum.

VI. EXPERIMENTAL RESULTS

The modulator has been implemented in a 0.35-μm standard CMOS process with double-poly and triple-metal levels. The threshold voltages for the n- and p-transistors are 580 and 600 mV, respectively. Fig. 12 shows the chip photograph. Capacitors have been implemented using the two poly layers. The core area excluding bonding pads is 0.9×0.7 mm^2. A single clock at 5 MHz is used to drive the modulator. The nonoverlapping delayed clock phases as well as the overlapping clock phases at half the clock frequency needed for the chopper stabilization circuit are all generated on chip.

On the test board, the input signal is converted from single-ended to differential using a transformer and shifted to a CM level equal to $V_{\mathrm{DD}}/2$. The digital output of the modulator is captured with a data analyzer through optocouplers to isolate ground noise of the digital measurement equipment. The data are then transferred to a PC, which performs fast Fourier transform (FFT), windowing, and graphical representation.

The modulator operates at a V_{DD} of 1 V and dissipates 950 μW including the digital circuitry. 60% of the total power is consumed by the first integrator. The reference voltage is set to 1 V and is brought on chip on a separate pad. With an oversampling ratio of 100, the signal bandwidth is 25 kHz. Fig. 13 shows the measured SNR and signal-to-noise-plus-distortion

ratio (SNDR) versus the relative input amplitude ($V_{\mathrm{in}}/V_{\mathrm{ref}}$). An input sinusoidal signal at 3.2 kHz was used to produce these plots. It is apparent that the modulator achieves a dynamic range (DR) of 88 dB, and a peak SNR and peak SNDR of 87 and 85 dB, respectively. The measured performance is summarized in Table II. Fig. 14 shows the output baseband spectrum for a 3.2-kHz input signal at -6 dB relative input level. The frequency independence of the noise floor indicates that the modulator's performance is thermal-noise limited rather than quantization-noise limited.

Various ADC implementations are often compared using the following figure of merit [3]:

$$\mathrm{FM} = \frac{4kT \times \mathrm{DR} \times f_N}{\mathrm{P}} \qquad (2)$$

where f_N is the Nyquist sampling frequency and P is the total power dissipation. Compared to another very low-voltage $\Delta\Sigma$ implementation presented in [10], the current design achieves practically the same figure of merit, whereas the SNDR is about 25 dB higher. Further improvement in the dynamic range may be obtained by reducing the opamp thermal noise.

VII. CONCLUSION

A 1-V $\Delta\Sigma$ modulator has been implemented using the local switch bootstrapping technique. Rail-to-rail operation of bootstrapped switches allows very low-voltage robust SC implementations in standard CMOS technologies while avoiding tran-

sistor gate oxide overstress. Contrary to clock boosting circuits, the bootstrapping circuit presented in this work is thus fully compatible with future low-voltage technologies. Furthermore, switch charge injection and linearity is improved due to the constant gate–source overdrive. An additional transistor renders the switch completely symmetrical and eliminates transient reliability problems.

Modifications introduced to the two-stage folded cascode opamp allow very low-voltage operation and permit the use of a passive CMFB SC circuit.

Obtained results show the feasibility of very low-voltage high performance circuits using common SC techniques.

ACKNOWLEDGMENT

The authors would like to thank M.-M. Louërat for her contribution, and B. Stefanelli and P. Masquelier for their help in preparing the test setup.

REFERENCES

[1] Semiconductor Industry Association. (1999) International technology roadmap for semiconductors. [Online]. Available: http://itrs.net/1999_SIA_Roadmap/Home.htm

[2] W. Sansen, M. Steyaert, V. Peluso, and E. Peeters, "Toward sub-1-V analog integrated circuits in submicron standard CMOS technologies," in *Proc. IEEE Int. Solid-State Circuit Conf.*, 1998, pp. 186–187.

[3] S. Rabii and B. A. Wooley, "A 1.8-V digital-audio $\Sigma\Delta$ modulator in 0.8-μm CMOS," *IEEE J. Solid-State Circuits*, vol. 32, pp. 783–796, June 1997.

[4] A. M. Abo and P. R. Gray, "A 1.5-V 10-bit 14-MS/s CMOS pipeline analog-to-digital converter," *IEEE J. Solid-State Circuits*, vol. 34, pp. 599–606, May 1999.

[5] J. Crols and M. Steyaert, "Switched-opamp: An approach to realize full CMOS switched-capacitor circuits at very low power supply voltages," *IEEE J. Solid-State Circuits*, vol. 29, pp. 936–942, Aug. 1994.

[6] A. Baschirotto and R. Castello, "A 1-V 1.8-MHz CMOS switched-opamp SC filter with rail-to-rail output swing," *IEEE J. Solid-State Circuits*, vol. 32, pp. 1979–1986, Dec. 1997.

[7] B. Brandt, P. F. Ferguson, and M. Rebeschini, "Analog circuit design for $\Delta\Sigma$ ADCs," in *Delta–Sigma Data Converters: Theory, Design, and Simulation*, S. R. Norsworthy, R. Schreier, and G. C. Temes, Eds. Piscataway, NJ: IEEE Press, 1996, ch. 11.

[8] M. Dessouky and A. Kaiser, "Very low-voltage fully differential amplifier for switched-capacitor applications," in *Proc. IEEE Int. Symp. Circuits and Systems*, vol. 5, May 2000, pp. 441–444.

[9] ——, "Rail-to-rail operation of very low voltage CMOS switched-capacitors circuits," in *Proc. IEEE Int. Symp. Circuits and Systems*, vol. 2, May 1999, pp. 144–147.

[10] V. Peluso, P. Vancorenland, A. Marques, M. Steyaert, and W. Sansen, "A 900-mV low-power $\Delta\Sigma$ A/D converter with 77-dB dynamic range," *IEEE J. Solid-State Circuits*, vol. 33, pp. 1887–1897, Dec. 1998.

[11] R. Schreier. The Delta–Sigma toolbox for MATLAB. Oregon State University. [Online]. Available: ftp://next242.ece.orst.edu/pub/delsig.tar.Z

[12] "MATLAB and SIMULINK User's Guides," MathWorks, Inc., 1997.

[13] R. W. Adams and R. Schreier, "Stability theory for $\Delta\Sigma$ modulators," in *Delta–Sigma Data Converters. Theory, Design, and Simulation*, S. R. Norsworthy, R. Schreier, and G. C. Temes, Eds. Piscataway, NJ: IEEE Press, 1996, ch. 4.

[14] M. Dessouky and A. Kaiser, "Input switch configuration suitable for rail-to-rail operation of switched-opamp circuits," *Electron. Lett.*, vol. 35, no. 1, pp. 8–10, Jan. 1999.

[15] J. Steensgaard, "Bootstrapped low-voltage analog switches," in *Proc. IEEE Int. Symp. Circuits and Systems*, vol. 2, May 1999, pp. 29–32.

[16] D. J. Sauer, "Constant impedance sampling switch for an analog to digital converter," U.S. Patent 5 500 612, Mar. 1996.

[17] M. Waltari and K. Halonen, "Fully differential switched opamp with enhanced common-mode feedback," *Electron. Lett.*, vol. 34, no. 23, pp. 2181–2182, Nov. 1998.

[18] K. C. Hsieh, P. R. Gray, D. Senderowicz, and D. G. Messerschmidt, "A low-noise chopper-stabilized differential switched-capacitor filtering technique," *IEEE J. Solid-State Circuits*, vol. SC-16, pp. 708–715, Dec. 1981.

[19] M. Dessouky, M.-M. Louërat, and J. Porte, "Layout-oriented synthesis of high performance analog circuits," in *Proc. Design Automation and Test in Europe Conf.*, Mar. 2000, pp. 53–57.

[20] J. Porte, "COMDIAC: Compilateur de dispositifs actifs. Reference manual," Ecole Nationale Supérieure des Télécommunications, Paris, France, Sept. 1997.

[21] M. Dessouky and M.-M. Louërat, "A layout approach for electrical and physical design integration of high-performance analog circuits," in *Proc. Int. Symp. Quality Electronic Design*, Mar. 2000, pp. 291–298.

Mohamed Dessouky (S'00) was born in Cairo, Egypt, in 1969. He received the B.S. and M.S. degrees in electrical engineering from the University of Ain Shams, Cairo, in 1992 and 1995, respectively, and the Ph.D. degree in electrical engineering from the University of Paris VI, Paris, France, in 2001.

In 1992 he joined the Electronics and Electrical Communication Engineering Department, University of Ain Shams, where he has been a Research and Teaching Assistant, and will shortly become an Assistant Professor. His research interests include low-voltage design of switched-capacitor circuits, analog-to-digital conversion, and CAD for analog and mixed-signal integrated circuit design.

Andreas Kaiser (M'87) was born in Freiburg, Germany, in 1958. He received the Engineering Diploma from the Institut Superieur d'Electonique du Nord (ISEN), Lille, France, in 1984, and the Ph.D. degree from the University of Lille in 1990.

From 1984 to 1990 he was a Teaching and Research Assistant at ISEN. In 1990 he joined the Centre National de la Recherche Scientifique (CNRS), where he is responsible for the analog IC design group at the Institut d'Electronique et de Microelectronique du Nord (IEMN), Lille. He is also an Associate Professor with the Electronics Department of ISEN. His research interests are analog and mixed signal IC Design, CAD and MEMS. He served as Program Chairman of the European Solid-State Circuits Conference in 1995.