Vth ~ 0. 4 13 V)

Beff = MG (W) ~ 899.515M

Kn = 421.65 MA
V2)

Bell = Mp Cax (W/L) ~ 306.47 m (kn = 143.66 MA)

Io=10mA ICMR+= 1.5 V

ICMR-= 0.3V

VBias = 0.9 V

AV 7/100


* For Preamp Stage, Forget about gain (You're good with small gain)


Ly speed (BW)


La Bias (CM)

> must be able to give a differential output at Vcm = 0. +v & 1.4v (ilprang) with Amp = LSB

BW > 1GHZ 3dB







So, design the circuit based on Vcm as the bias

So, Now I am not including my VRER in the Biasing. I

* I will also add a cap between the preamp of the latch to remove the output level DG but I want the output DC to be close to ~ NOD/2.

*Note: To increase the speed of preamp, you need to increase BW.

(> In my circuit, inc. (*) of current tail to inc. "I".

latch gives latch is off preamp preamp OFF ON 0.9 0.9+ Vm