
Bresenham's Line Algorithm in Hardware

Stephen A. Edwards


Columbia University

Spring 2012


Objective:Draw a line...




...with well-approximating pixels...



...by maintaining error information..





The Pseudocode from Wikipedia

```
function line(x0, y0, x1, y1)
   dx := abs(x1-x0)
   dv := abs(v1-v0)
   if x0 < x1 then sx := 1 else sx := -1
   if y0 < y1 then sy := 1 else sy := -1
   err := dx-dv
   loop
     setPixel(x0,v0)
     if x0 = x1 and y0 = y1 exit loop
     e2 := 2*err
     if e2 > -dy then
       err := err - dy
       x0 := x0 + sx
     end if
     if e^2 < dx then
       err := err + dx
       y0 := y0 + sy
     end if
   end loop
```


My C Code

```
void line(Uint16 x0, Uint16 y0, Uint16 x1, Uint16 y1)
 Sint16 dx, dy; // Width and height of bounding box
 Uint16 x, y; // Current point
 Sint8 sx, sy; // -1 or 1
 Sint16 err; // Loop-carried value
 Sint16 e2; // Temporary variable
 int right, down;// Boolean
 dx = x1 - x0; right = dx > 0; if (!right) dx = -dx;
 dv = v1 - v0; down = dv > 0; if (down) dv = -dv;
 err = dx + dy; x = x0; y = y0;
 for (::) {
   plot(x, y);
   if (x == x1 \&\& y == y1) break; // Reached the end
   e2 = err << 1; // err * 2
   if (e2 > dy) { err += dy; if (right) x++; else x--;}
   if (e2 < dx) \{ err += dx; if (down) y++; else y--; \}
```

Datapath for dx, dy, right, and down


```
void line(Uint16 x0, Uint16 y0,
                                            dx = x1 - x0:
         Uint16 x1. Uint16 v1)
                                            right = dx > 0;
                                            if (!right) dx = -dx;
                                            dy = y1 - y0;
 Sint16 dx; // Width of bounding box
 Sint16 dy; // Height of BB (neg)
                                            down = dy > 0;
                                            if (down) dy = -dy;
 Uint16 x, y; // Current point
 Sint8 sx, sy; // -1 or 1
 Sint16 err; // Loop-carried value
                                            err = dx + dv:
 Sint16 e2; // Temporary variable
                                            x = x0; y = y0;
 int right; // Boolean
 int down; // Boolean
                                            for (;;) {
                                              plot(x, y);
                                              if (x == x1 \&\& v == v1)
                                                break;
                                              e2 = err << 1;
                                              if (e2 > dv) {
                                                err += dv;
                                                if (right) x++;
                                                else x--:
                                              if (e2 < dx) {
                                                err += dx;
                                                if (down) v++;
                                                else v--:
```

Datapath for dx, dy, right, and down




```
dx = x1 - x0;
right = dx > 0;
if (!right) dx = -dx;
dy = y1 - y0;
down = dy > 0;
if (down) dy = -dy;
err = dx + dv:
x = x0: v = v0:
for (;;) {
  plot(x, y);
  if (x == x1 \&\& y == y1)
    break:
  e2 = err << 1;
  if (e2 > dv) {
    err += dv;
    if (right) x++;
    else x--:
  if (e2 < dx) {
    err += dx;
    if (down) v++;
    else v--:
```

Datapath for dx, dy, right, and down




Datapath for err




```
dx = x1 - x0;
right = dx > 0;
if (!right) dx = -dx;
dy = y1 - y0;
down = dy > 0;
if (down) dy = -dy;
err = dx + dy;
x = x0; y = y0;
for (;;) {
  plot(x, y);
  if (x == x1 \&\& y == y1)
    break:
  e2 = err << 1;
  if (e2 > dy) {
    err += dv:
    if (right) x++;
    else x--:
  if (e2 < dx) {
    err += dx;
    if (down) v++;
    else v--:
```

Datapath for err




```
err next <=
   ("0" & dx) + ("0" & dy)
  when in_loop = '0'
  else err2;
err2 <= err1 + dx
  when e2_{1t_dx} = '1'
  else err1;
err1 <= err + dy
  when e2_gt_dy = '1'
  else err;
e2 <=
 err(10 downto 0) & "0";
e2_gt_dy <=
   '1' when e2 > dy
       else '0':
e2_1t_dx <=
   '1' when e2 < dx
       else '0';
```

Datapath for x and y



```
dx = x1 - x0:
right = dx > 0:
if (!right) dx = -dx;
dy = y1 - y0;
down = dv > 0:
if (down) dy = -dv:
err = dx + dv:
x = x0; y = y0;
for (;;) {
  plot(x, y);
  if (x == x1 \&\& y == y1)
    break:
  e2 = err << 1;
  if (e2 > dy) {
    err += dv;
    if (right) x++;
    else x--:
  if (e2 < dx) {
    err += dx:
    if (down) v++;
    else y--;
```

Datapath for x and y




```
x next <=
   x0 when in_loop = '0'
      else xb;
xb \le xa  when e2\_gt\_dy = '1'
         else x;
xa \le x + 1 when right = '1'
            else x - 1:
v_next <=
   y0 when in_loop = '0'
      else vb;
vb \le va when e2_lt_dx = '1'
         else v;
ya \le y + 1 when down = '1'
            else y - 1;
break <=
 '1' when x = x1 and y = y1
     else '0';
process (clk)
begin
  if rising_edge(clk) then
    err <= err next:
    x \le x \text{ next}:
    y <= y_next;
  end if:
end process;
```


Interface and Types

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity lines is
 port (
   clk : in std_logic;
   rst : in std_logic;
   x0, y0, x1, y1 : in signed(10 downto 0);
   done, plot : out std_logic);
end lines:
architecture datapath of lines is
 signal x1x0, y1y0, dx, dy
                                     : signed(10 downto 0);
 signal down, right, e2_lt_dx, e2_gt_dy : std_logic;
 signal in_loop, break
                                    : std_logic;
 signal err, err1, err2, e2, err_next : signed(11 downto 0);
 signal x, y, x_next, y_next,
                                    : signed(10 downto 0);
       xa, xb, ya, yb
```

Timing



Control FSM



Control FSM in VHDL

```
type states is (IDLE_STATE, RUNNING_STATE, DONE_STATE);
signal state : states;
fsm : process (clk)
begin
  if rising_edge(clk) then
    if rst = '1' then
      state <= IDLE_STATE;</pre>
    else
      case state is
        when IDLE STATE =>
          if start = '1' then state <= RUNNING_STATE; end if;</pre>
        when RUNNING STATE =>
          if break = '1' then state <= DONE_STATE; end if;</pre>
        when DONE STATE =>
          if start = '1' then state <= RUNNING_STATE;</pre>
                          else state <= IDLE_STATE; end if:</pre>
end case; end if; end if; end process;
in_loop <= '1' when state = RUNNING_STATE else '0';
done <= '1' when state = DONE_STATE else '0';</pre>
plot <= in_loop;</pre>
```

The Framebuffer

```
component fbmem port (
   data : in std_logic_vector(0 downto 0);
   rdaddress : in std_logic_vector(18 downto 0);
   rdclock : in std_logic;
wraddress : in std_logic_vector(18 downto 0);
   wrclock : in std_logic;
   wren : in std_logic;
   q : out std_logic_vector(0 downto 0));
end component;
frame_buffer_memory : fbmem port map (
  rdaddress => std_logic_vector(rdaddress(18 downto 0)),
 rdclock => VGA_CLK,
 q \Rightarrow q
  data => data,
 wraddress => std_logic_vector(wraddress(18 downto 0)),
 wrclock => clk,
 wren => wren):
read_data <= '1' when q(0) = '1' else '0';
data <= "1" when write data = '1' else "0":
rdaddress <= ("0000000000" & VGA_X) +
            (VGA_Y \& "0000000") + (VGA_Y \& "000000000");
wraddress <= ("000000000" & VGA_XW) +
             (VGA_YW \& "0000000") + (VGA_YW \& "000000000");
```