
Digital & Analog Clock Display using FPGA


Group 4

Quad-Quad-Seven Seven Segment **Segment Switches LEDs** Code & Buttons Sec (units) Sec (tens) Time-Min (units) Keeping **Digital** Min (tens) Display **Counters** Hr (units) **PicoBlaze** Hr (tens) **VGA Line-Draw** 7 counters: 1 gives a pulse every second (1Hz) **Algorithm** b) The rest of the counters give the time information **Analog** Display



Switch Display between: Min & Sec ↔ Hr & Min Value to be written to the Time registers


VGA Display



The idea is:

- a) First, the time information are stored in 6 registers in the picoblaze.
- b) Then, the "Sec-Units" is compared with all numbers 0-9.
- c) According to its value, the program jumps to a certain set of code lines that draw (using the drawing algorithm code) that certain number
- d) When that is done, the same will be done to "Sec-Tens", ... & so on.
- e) The whole frame is drawn every 1/60th of a second. There is an interrupt that comes to the picoblaze from the outside (draw line algorithm block) every 1/60th of a second.
- f) The frame is erased before drawing every 1/60th of a second.

Analog Display



Digital Display



Links to the material

http://www.eric.crabill.org/

https://drive.google.com/drive/folders/1JvVr4a mOXQE0dqAIHVlUzsUnugPQMXc1?usp=sharing

Project:

https://drive.google.com/drive/folders/1QCiNa7 iVuNNrkJ16X37NimUBDMLxXcll?usp=sharing