# INTEGRATED CIRCUITS

# DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

# 74HC/HCT175 Quad D-type flip-flop with reset; positive-edge trigger

Product specification Supersedes data of December 1990 File under Integrated Circuits, IC06 1998 Jul 08





# Quad D-type flip-flop with reset; positive-edge trigger

74HC/HCT175

### **FEATURES**

• Four edge-triggered D flip-flops

· Output capability: standard

I<sub>CC</sub> category: MSI

### **GENERAL DESCRIPTION**

The 74HC/HCT175 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT175 have four edge-triggered, D-type flip-flops with individual D inputs and both Q and  $\overline{Q}$  outputs.

The common clock (CP) and master reset (MR) inputs load and reset (clear) all flip-flops simultaneously.

The state of each D input, one set-up time before the LOW-to-HIGH clock transition, is transferred to the corresponding output  $(Q_n)$  of the flip-flop.

All  $Q_n$  outputs will be forced LOW independently of clock or data inputs by a LOW voltage level on the  $\overline{MR}$  input.

The device is useful for applications where both the true and complement outputs are required and the clock and master reset are common to all storage elements.

### **QUICK REFERENCE DATA**

GND = 0 V;  $T_{amb}$  = 25 °C;  $t_r$  =  $t_f$  = 6 ns

SYMBOL	PARAMETER	CONDITIONS	TYP	ICAL	UNIT	
STIVIBUL	PARAMETER	CONDITIONS	нс	нст	UNII	
t <sub>PHL</sub>	propagation delay	C <sub>L</sub> = 15 pF; V <sub>CC</sub> = 5 V				
	CP to $Q_n$ , $\overline{Q}_n$		17	16	ns	
	MR to Q <sub>n</sub>		15	19	ns	
t <sub>PLH</sub>	propagation delay					
	CP to $Q_n$ , $\overline{Q}_n$		17	16	ns	
	$\overline{MR}$ to $\overline{Q}_n$		15	16	ns	
f <sub>max</sub>	maximum clock frequency		83	54	MHz	
C <sub>I</sub>	input capacitance		3.5	3.5	pF	
C <sub>PD</sub>	power dissipation capacitance per flip-flop	notes 1 and 2	32	34	pF	

### **Notes**

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$$
 where:

f<sub>i</sub> = input frequency in MHz

f<sub>o</sub> = output frequency in MHz

 $\sum (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 

C<sub>L</sub> = output load capacitance in pF

 $V_{CC}$  = supply voltage in V

2. For HC the condition is  $V_I = GND$  to  $V_{CC}$ For HCT the condition is  $V_I = GND$  to  $V_{CC} - 1.5$  V

# Quad D-type flip-flop with reset; positive-edge trigger


# 74HC/HCT175


# **ORDERING INFORMATION**


TYPE		PACKAGE	
NUMBER	NAME	DESCRIPTION	VERSION
74HC175N; 74HCT175N	DIP16	plastic dual in-line package; 16 leads (300 mil); long body	SOT38-1
74HC175D; 74HCT175D	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1
74HC175DB; 74HCT175DB	SSOP16	plastic shrink small outline package; 16 leads; body width 5.3 mm	SOT338-1
74HC175PW; 74HCT175PW	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1

# **PIN DESCRIPTION**

PIN NO.	SYMBOL	NAME AND FUNCTION
1	MR	master reset input (active LOW)
2, 7, 10, 15	Q <sub>0</sub> to Q <sub>3</sub>	flip-flop outputs
3, 6, 11, 14	$\overline{Q}_0$ to $\overline{Q}_3$	complementary flip-flop outputs
4, 5, 12, 13	D <sub>0</sub> to D <sub>3</sub>	data inputs
8	GND	ground (0 V)
9	СР	clock input (LOW-to-HIGH, edge-triggered)
16	V <sub>CC</sub>	positive supply voltage








# Quad D-type flip-flop with reset; positive-edge trigger

# 74HC/HCT175



# **FUNCTION TABLE**

OPERATING MODES		INPUTS	OUTPUTS			
OPERATING MODES	MR	СР	D <sub>n</sub>	Qn	$\overline{\mathbf{Q}}_{\mathbf{n}}$	
reset (clear)	L	Х	Х	L	Н	
load "1"	Н	1	h	Н	L	
load "0"	Н	1	ı	L	Н	

# Note

1. H = HIGH voltage level


h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition

L = LOW voltage level

I = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition

↑ = LOW-to-HIGH CP transition

X = don't care



# Quad D-type flip-flop with reset; positive-edge trigger

74HC/HCT175

# DC CHARACTERISTICS FOR 74HC

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

# **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 \ V; \ t_r = t_f = 6 \ ns; \ C_L = 50 \ pF$ 

					T <sub>amb</sub> (°	C)				TEST	CONDITIONS
OVMBOL	DADAMETED				74HC	;					MANGEODMO
SYMBOL	PARAMETER		+25		-40 t	to +85	-40 t	o +125	UNIT	V <sub>CC</sub>	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.		(,,	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation_delay		55	175		220		265	ns	2.0	Fig.6
	CP to $Q_n$ , $\overline{Q}_n$		20	35		44		53		4.5	
			16	30		37		45		6.0	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay		50	150		190		225	ns	2.0	Fig.8
	$\overline{MR}$ to $Q_n$ , $\overline{Q}_n$		18	30		38		45		4.5	
			14	26		33		38		6.0	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		19	75		95		110	ns	2.0	Fig.6
			7	15		19		22		4.5	
			6	13		16		19		6.0	
t <sub>W</sub>	clock pulse width	80	22		100		120		ns	2.0	Fig.6
**	HIGH or LOW	16	8		20		24			4.5	
		14	6		17		20			6.0	
t <sub>W</sub>	master reset pulse width	80	19		100		120		ns	2.0	Fig.8
	LOW	16	7		20		24			4.5	
		14	6		17		20			6.0	
t <sub>rem</sub>	removal time	5	-33		5		5		ns	2.0	Fig.8
	MR to CP	5	-12		5		5			4.5	
		5	-10		5		5			6.0	
t <sub>su</sub>	set-up time	80	3		100		120		ns	2.0	Fig.7
	D <sub>n</sub> to CP	16	1		20		24			4.5	
		14	1		17		20			6.0	
t <sub>h</sub>	hold time	25	2		30		40		ns	2.0	Fig.7
	CP to D <sub>n</sub>	5	0		6		8			4.5	
		4	0		5		7			6.0	
f <sub>max</sub>	maximum clock pulse	6.0	25		4.8		4.0		MHz	2.0	Fig.6
	frequency	30	75		24		20			4.5	
		35	89		28		24			6.0	

# Quad D-type flip-flop with reset; positive-edge trigger

74HC/HCT175

# DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

# Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
MR	1.00
CP	0.60
D <sub>n</sub>	0.40

# **AC CHARACTERISTICS FOR 74HCT**


 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

				٦	Γ <sub>amb</sub> (°	C)				TES1	ST CONDITIONS	
CVMBOL	DADAMETED				74HC	Γ					WAVEFORMS	
SYMBOL	PARAMETER		+25		-40 t	to +85	-40 to	o +125	UNIT	V <sub>CC</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.		(1)		
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to $Q_n$ , $\overline{Q}_n$		19	33		41		50	ns	4.5	Fig.6	
t <sub>PHL</sub>	propagation delay MR to Q <sub>n</sub>		22	38		48		57	ns	4.5	Fig.8	
t <sub>PLH</sub>	propagation delay $\overline{MR}$ to $\overline{Q}_n$		19	35		44		53	ns	4.5	Fig.8	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		7	15		19		22	ns	4.5	Fig.6	
t <sub>W</sub>	clock pulse width HIGH or LOW	20	12		25		30		ns	4.5	Fig.6	
t <sub>W</sub>	master reset pulse width LOW	20	11		25		30		ns	4.5	Fig.8	
t <sub>rem</sub>	removal time MR to CP	5	-10		5		5		ns	4.5	Fig.8	
t <sub>su</sub>	set-up time D <sub>n</sub> to CP	16	5		20		24		ns	4.5	Fig.7	
t <sub>h</sub>	hold time CP to D <sub>n</sub>	5	0		5		5		ns	4.5	Fig.7	
f <sub>max</sub>	maximum clock pulse frequency	25	49		20		17		MHz	4.5	Fig.6	

# Quad D-type flip-flop with reset; positive-edge trigger


# 74HC/HCT175

### **AC WAVEFORMS**



(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT :  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.


Fig.6 Waveforms showing the clock (CP) to outputs  $(Q_n, \overline{Q}n)$  propagation delays, the clock pulse width, output transition times and the maximum clock pulse frequency.



permitted to change for predictable output performance.

(1) HC :  $V_M = 50\%$ ;  $V_I = GND$  to  $V_{CC}$ . HCT :  $V_M = 1.3$  V;  $V_I = GND$  to 3 V.

Fig.7 Waveforms showing the data set-up and hold times for the data input (D<sub>n</sub>).



(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT :  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

Fig.8 Waveforms showing the master reset ( $\overline{MR}$ ) pulse width, the master reset to outputs  $(Q_n, \overline{Q}_n)$  propagation delays and the master reset to clock (CP) removal time.


# Quad D-type flip-flop with reset; positive-edge trigger

# 74HC/HCT175

# **PACKAGE OUTLINES**

DIP16: plastic dual in-line package; 16 leads (300 mil); long body

SOT38-1



# DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	e <sub>1</sub>	L	ME	Мн	w	Z <sup>(1)</sup> max.
mm	4.7	0.51	3.7	1.40 1.14	0.53 0.38	0.32 0.23	21.8 21.4	6.48 6.20	2.54	7.62	3.9 3.4	8.25 7.80	9.5 8.3	0.254	2.2
inches	0.19	0.020	0.15	0.055 0.045	0.021 0.015	0.013 0.009	0.86 0.84	0.26 0.24	0.10	0.30	0.15 0.13	0.32 0.31	0.37 0.33	0.01	0.087

### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT38-1	050G09	MO-001AE				<del>92-10-02</del> 95-01-19

# Quad D-type flip-flop with reset; positive-edge trigger

# 74HC/HCT175

# SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



# DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	z <sup>(1)</sup>	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075	0.39 0.38	0.16 0.15	0.050	0.244 0.228	0.041	0.039 0.016	0.028 0.020	0.01	0.01	0.004	0.028 0.012	0°

### Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.


OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT109-1	076E07S	MS-012AC			<del>95-01-23</del> 97-05-22

# Quad D-type flip-flop with reset; positive-edge trigger

# 74HC/HCT175

# SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm

SOT338-1



# **DIMENSIONS (mm are the original dimensions)**

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.00 0.55	8° 0°

### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE			REFER	EUROPEAN	ISSUE DATE		
	VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
	SOT338-1		MO-150AC				<del>94-01-14</del> 95-02-04

# Quad D-type flip-flop with reset; positive-edge trigger

# 74HC/HCT175

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E (2)	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT403-1		MO-153				<del>94-07-12</del> 95-04-04

# Quad D-type flip-flop with reset; positive-edge trigger

# 74HC/HCT175

### **SOLDERING**

### Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "Data Handbook IC26; Integrated Circuit Packages" (order code 9398 652 90011).

### DIP

### SOLDERING BY DIPPING OR BY WAVE

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ( $T_{stg\ max}$ ). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

### REPAIRING SOLDERED JOINTS

Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

# SO, SSOP and TSSOP

### **REFLOW SOLDERING**

Reflow soldering techniques are suitable for all SO, SSOP and TSSOP packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method.

Typical reflow temperatures range from 215 to 250  $^{\circ}$ C. Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45  $^{\circ}$ C.

### WAVE SOLDERING

Wave soldering can be used for all SO packages. Wave soldering is **not** recommended for SSOP and TSSOP packages, because of the likelihood of solder bridging due to closely-spaced leads and the possibility of incomplete solder penetration in multi-lead devices.

If wave soldering is used - and cannot be avoided for SSOP and TSSOP packages - the following conditions must be observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow and must incorporate solder thieves at the downstream end.

### Even with these conditions:

- Only consider wave soldering SSOP packages that have a body width of 4.4 mm, that is SSOP16 (SOT369-1) or SSOP20 (SOT266-1).
- Do not consider wave soldering TSSOP packages with 48 leads or more, that is TSSOP48 (SOT362-1) and TSSOP56 (SOT364-1).

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

# Quad D-type flip-flop with reset; positive-edge trigger

74HC/HCT175

### REPAIRING SOLDERED JOINTS

Fix the component by first soldering two diagonally- opposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

### **DEFINITIONS**

Data sheet status						
Objective specification	This data sheet contains target or goal specifications for product development.					
Preliminary specification	Preliminary specification This data sheet contains preliminary data; supplementary data may be published later.					
Product specification This data sheet contains final product specifications.						
Limiting values						
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.						

# LIFE SUPPORT APPLICATIONS

**Application information** 

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

Where application information is given, it is advisory and does not form part of the specification.