

CBC Test Software Instructions

version 0.01

Kirika Uchida

k.uchida@imperial.ac.uk

July 18, 2014

Contents

1	Introduction	2
2	CBC2 architecture and calibration proposal	2
2.1	Registers for calibration	2
2.2	Calibration strategy	4
2.3	Calibration sequence	4
3	Implementation	5
3.1	Hardware setup	6
3.2	Software package: CbcTest	6
3.2.1	Structure	7
3.3	User guide	7
3.3.1	Setup and build	7
3.3.2	Input setting file	7
3.3.3	calib	10
3.3.4	vcthscan	10
3.3.5	calibGUI	10

List of Figures

1	Simplified CBC2 schematics and signal pulse shape for electron mode.	3
---	--	---

2	Voltage vs. register value.	3
3	Pedestals for channels under calibration and others.	4
4	Offset vs. register value on the left and OFFSET value distribution from s-curve alignment with different target VCTH middle points.	5
5	Testbench diagram.	6

List of Tables

1 Introduction

The CMS Binary Chip 2 (CBC2) amplifies signals from sensors to create binary hit information at the comparator, based on the signal input and the threshold voltage. Those voltages have to be adjusted to achieve good efficiency of hits from signals with sufficiently low noise rate. This is achieved through adjusting three register settings on the CBC2: VPLUS, OFFSETs, and VCTH. VPLUS tunes the DC signal voltage at output of the postamp and VCTH sets the comparator threshold voltage for all the channels in the chip. The OFFSETs are used for fine tuning of the DC voltage for the 254 channels individually. Constraints on those register values from the hardware requirements and proposed calibration sequence are explained in Chapter 2, and the implementation of the software in the beamtest setup are detailed in Chapter 3.

2 CBC2 architecture and calibration proposal

2.1 Registers for calibration

The simplified CBC2 schematic is shown in Figure 1 with the signal shapes at each point. The registers VPLUS and VCTH have the same range of voltage setting as shown in Figure 2. These registers are global in the CBC2 and VPLUS should be high (low) enough to cover the signal range for electron (hole) mode. While the register OFFSETs are set for individual signal channels. The OFFSET registers are for fine tuning of the postamp output, adjusting the current flow in Figure 1. The OFFSET values should not be too close to zero.

CBC front end




Figure 1: Simplified CBC2 schematics and signal pulse shape for electron mode.




Figure 2: Voltage vs. register value.

2.2 Calibration strategy

Calibrating the CBC2 results in setting the signal efficiency and noise rate. Tuning involves data taking and hit rate calculation in different CBC2 register settings. A threshold (VCTH) scan over different register values gives an s-curve in a 2D space: hit rate vs. VCTH. A calibration aligns the s-curves of all the channels so that the 0.5% hit rate point corresponds to a certain VCTH value (the VCTH middle point) by tuning OFFSETs for all the channels. Depending on the condition of the VCTH scan, either an efficiency of a certain charge deposit or a noise rate for all the channels can be obtained.

To calibrate the CBC2, an s-curve alignment is done with a certain number of test pulses created inside CBC2. This approach was chosen not to fire too many channels all together during the VCTH scan which causes too much load on the comparator. A maximum of 32 channels are fired in this method since test pulses are generated for 32 channels. However, it is not easy to estimate the effect of inaccuracy in size and timing jitter of the test pulses. Therefore, another strategy is proposed where s-curve alignment is done without the test pulse, overcoming the over loading problem. To fire only certain number of channels, OFFSETs for channels which are not under calibration are set to the maximum (minimum) value for electron (hole) mode. In this way, s-curves on target channels are obtained in the range where other channels are not fired as shown in Figure 3.




Figure 3: Pedestals for channels under calibration and others.

2.3 Calibration sequence

The first step is to find a reasonable value for target VCTH middle point for pedestal s-curve. The voltage set by VCTH corresponds to the voltage set by $VPLUS + \alpha(\text{from OFFSET})$ and this value has to be high (low) enough to cover the signal range for electron (hole) mode. There

is a requirement on the OFFSETs not to be close to zero as discussed in 2.1. It was found that the relation between offset voltage and OFFSET register value is linear with small variation of the slope over the channels due to the resistor variation over channels as shown in Figure 4. This is speculated from a study where OFFSET value distribution from an s-curve alignment with different target VCTH middle point also as shown in Figure 4. It is concluded that the OFFSETs should be non zero and in a good range to be able to adjust the comparator input voltage. To satisfy these requirements, the following sequence is proposed.

- Set target VCTH middle point value to 120.
- Perform VCTH scan and obtain s-curves setting all OFFSETs to 80 for some VPLUS values.
- Obtain VPLUS value which corresponds to average VCTH middle point to be 120.
- Perform s-curve alignment with the VPLUS with the target VCTH middle point.

This procedure should give the OFFSETs distribution around 80 and a reasonable VPLUS value.




Figure 4: Offset vs. register value on the left and OFFSET value distribution from s-curve alignment with different target VCTH middle points.

3 Implementation

A software package, CbcTest is prepared for the proposed calibration in the previous section. The VCTH scans are done for each group of channels one by one, where channels are grouped in the same as the test pulse group. The software creates CBC register setting files with the

calibrated register values and ROOT files which contain histograms and the fit functions for s-curves in each step of the calibration.

3.1 Hardware setup

A testbench is set up in a similar environment as the beamtest in 2013 at DESY with a backend GLIB[1] board and a frontend board with 2 CBC2 chips connected to a FMC on the GLIB. Figure 5 shows the diagram of the setup. A firmware loaded on the FPGA on the GLIB is tracker1.2glibv3.dualcbc2.r123 (Strasbourg's firmware)[2]. FMC have to be connected to J1 with this firmware.




Figure 5: Testbench diagram.

3.2 Software package: CbcTest

The software is coded in C++ using UHAL[3] for the hardware interface (IPBUS) and ROOT[4] is used mainly for histogramming and the GUI. This is built as a standalone software outside the beamtest DAQ but no additional library is required. The software package is named CbcTest and located at SVN[5].

3.2.1 Structure

The CbcTest packages is provided in a compressed tar file, CbcTest.tgz on SVN. Files are extracted with the top directory CbcTest. The CbcTest consists of *setup.sh* for environment setting, *Makefile* for building, and 10 directories. Four of the directories, *utils*, *Cbc*, *Strasbourg*, and *ICCalib* contain source files for each library and the compiled libraries are installed under *lib*. *utils* has some useful tools, *Cbc* defines classes of structured CBC register data instances, *Strasbourg* is for the interface with Strasbourg's firmware, *ICCalib* contains the proposed calibration sequence and GUI interface. *src* has calibration and VCTH scan source codes for CUI and GUI using the libraries and executables are built and installed under *bin*. *settings* directory contains some calibration and CBC register settings and *macros* directory has some useful ROOT macros for the calibration output root files. In the last, *doc* directory is for this documentation.

3.3 User guide

3.3.1 Setup and build

At the top directory, execute the following commands at bash shell prompt,

```
source setup.sh
make
```

After the make, executables are created under bin. In the default setting, the executables are expected to be invoked at the top directory. This is just because the default path for input setting files are set to the relative path `./settings/....`. The input path can be given as an option in CUI and changed in GUI.

3.3.2 Input setting file

As seen in `settings/CbcCalibElectron.txt`, the setting file consist of lines with variable name and the value separated by ":". The explanations of the variables are as follows,

GlibConfigurationFile

xml connection file for ipbus.

GlibBoardId

the board id in the xml connection file.

BeId

backend board id, used for output directory and histogram names for multiple GLIB settings. 0 or positive number is expected. If this is not given, 0 is used in the software.

GlibReg_CBC_expected

1 for 1 CBC and 3 for 2 CBC

GlibReg_COMMISSIONNING_MODE_CBC_TEST_PULSE_VALID

Commissioning mode and make test pulse enabled (disabled) on GLIB for 1 (0).

GlibReg_COMMISSIONNING_MODE_DELAY_AFTER_FAST_RESET

Number of clock cycle to wait for the GLIB to send signal to the CBC to generate test pulse after FAST RESET.

GlibReg_COMMISSIONNING_MODE_DELAY_AFTER_TEST_PULSE

Number of clock cycle to wait for the GLIB to send L1A to the CBC after sending signal to the CBC to generate test pulse.

GlibReg_COMMISSIONNING_MODE_DELAY_AFTER_L1A

Number of clock cycle to wait for the GLIB to send FAST RESET to the CBC after L1A.

GlibReg_COMMISSIONNING_MODE_RQ

GLIB COMMISSIONING MODE request. 1 for calibration data acquisition.

GlibReg_FE_expected

Number of the frontend board. 1 (3) for 1 (2) board.

GlibReg_user_wb_ttc_fmc_regs.pc_commands.CBC_DATA_PACKET_NUMBER

Number of event per acquisition.

GlibReg_user_wb_ttc_fmc_regs.pc_commands2.negative_logic_CBC

1 (0) for electron (hole) mode.

GlibReg_cbc_stubdata_latency_adjust_fe1**GlibReg_cbc_stubdata_latency_adjust_fe2**

GlibReg_user_wb_ttc_fmc_regs.pc_commands.ACQ_MODE

GlibReg_user_wb_ttc_fmc_regs.pc_commands.CBC_DATA_GENE

GlibReg_user_wb_ttc_fmc_regs.pc_commands.INT_TRIGGER_FREQ

GlibReg_user_wb_ttc_fmc_regs.pc_commands.TRIGGER_SEL

GlibReg_user_wb_ttc_fmc_regs.pc_commands2.clock_shift

GlibReg_user_wb_ttc_fmc_regs.pc_commands2.negative_logic_sTTS

GlibReg_user_wb_ttc_fmc_regs.pc_commands2.polarity_tlu

CbcConfig_FE0CBC0

CBC register settings file for front end board id 0 and CBC id 0

CbcConfig_FE0CBC1

CBC register settings file for front end board id 0 and CBC id 1

Calib_InitialOffset

Initial OFFSET value for offset calibration. Leave it to 0x00. The value has to be written in hexadecimal.

Calib_TargetOffset

The target OFFSET value. 0x50 as default. The value has to be written in hexadecimal.

Calib_TargetVCth

Target VCTH value. 0x78 as default. The value has to be written in hexadecimal.

Calib_VplusMax.

VPLUS maximum value to scan. 0x90 as default. The value has to be written in hexadecimal.

Calib_VplusMin.

VPLUS minimum value to scan. 0x60 as default. The value has to be written in hexadecimal.

Calib_VplusStep

VPLUS scan step value. 0x10 as default. The value has to be written in hexadecimal.

Do not change the variables which are not explained above.

3.3.3 calib

USAGE: `calib ([mode] [setting filename])`

The [mode] is either *electron* or *hole*. If [mode] is not given, electron mode is invoked. If [setting filename] is not given, the files under `./settings`, `CbcCalibElectron.txt` (`CbcCalibHole.txt`) for electron (hole) mode. If those files do not exist, the application still runs with the default setting found in `DAQController.cc`. This command executes the procedure explained in Section 2.3.

3.3.4 vcthscan

USAGE: `vcthscan ([mode] [potentiometer value] [setting filename])`

The [mode] is either *electron* or *hole*. If [mode] is not given, electron mode is invoked. If [potentiometer value] is not given, -1 is set (no test pulse). If [setting filename] is not given, the files under `./settings`, `CbcCalibElectron.txt` (`CbcCalibHole.txt`) for electron (hole) mode. If those files do not exist, the application still runs with the default setting found in `DAQController.cc`.

This command scans VCTH and creates the s-curves with all the other registers fixed except for the case when test pulse is disabled. If the test pulse is disabled, the scan is also done for group by group and the same trick is made for other OFFSETs as in the calibration.

3.3.5 calibGUI

USAGE: `calibGUI`

`calibGUI` consists of the configuration file setting frame on top, command buttons on the bottom, and seven tabs in the middle, [DAQ&GLIB configuration], [Log], [CBC register], [Calibration configuration] [Vplus vs. VCth0 Graphs], [Scurve Histograms], and [Data]. The configuration file can be changed anytime. Write down the file path in the text field and push [Load] button. Recommended buttons to proceed to the next step are highlighted in orange colour. Other valid

command buttons are also accessible if you want. The normal sequence is to press "ConfigureGlib", "ConfigureCbc", "ConfigureCalibration", in the order and either press "Calibrate" or "VCthScan" after that. "Calibrate" executes the procedure explained in Section 2.3. "VCthScan" scans VCTH and creates the s-curves with all the other registers fixed except for the case when test pulse is disabled. If the test pulse is disabled, the scan is also done for group by group and the same trick is made for other OFFSETs as in the calibration. It is better not to move the top window when the calibration is on going to avoid the ROOT to crash. Each tabs are explained as follows.

DAQ&GLIB configuration

The GLIB address and ID, and GLIB register values are customised in this tab on the fly. Press "ConfigureGlib" to configure glib after modifying the values in the fields. After the GLIB is configured, CBC register setting files set in the configuration file (default values if not set in the setting file) are shown in the left and "ConfigureCBC" button is highlighted. Those can be modified before pressing "ConfigureCBC" button.

Log Log is shown in this tab.

CBC register

After pressing "ConfigureCbc" button, the register configuration from the files shown in the [DAQ&GLIB configuration] tab appear in this tab. Each Front end (FE) tab contains it's own CBC tabs. Each CBC tab has it's setting file name field and this can be modified and "LoadAndSet" button load the settings file and those values are set to the CBC register and the result is shown in the GUI panel. All the CBC register values are customised on the fly. Registers in Page 1 are listed with the name, address, the read back value after writing the value to the register in the CBC, and the written value from the left to the right. Registers in Page 2 are listed in the same way but without the name. The right most field is editable. If the arrow is clicked or pressed enter after modifying the value, GUI recognises that those are changed and background color changes to orange. You can edit as many field as you want for all the CBCs at the same time. "UpdateCbcRegisters" button at the top of the [CBC register] tab is to write the values to CBCs and GUI panel is updated. If the read back value is different from the set value, the field color turns to red, otherwise returned to white. "Reset" button next to the "UpdateCbcRegisters" resets all the modification made and orange highlights and the

values are reset. Current CBC register values can be saved with "Save" button next to "LoadAndSet" button in each CBC tab. The file name in the editable file name field is used as the output file name. Please change the file name if you do not want to overwrite the file.

Calibration configuration

Calibration configuration is customised in this tab before pressing "ConfigureCalibration". EnableTestPulse can be set to 1 for VCthScan. This is ignored in Calibration.

Vplus vs. VCth0 Graphs

This tab shows Vplus vs. VCth0 graphs in the step to obtain Vplus value in the calibration.

Scurve Histograms

All the s-curves from VCTH scan are shown in this tab.

Data

If "Start data stream display" button is pressed, prescaled data stream is shown in this tab. This slows down the procedure and can be disabled any time by clicking "Stop data stream display".

References

- [1] <https://espace.cern.ch/project-GBLIB/public/default.aspx>.
- [2] <https://svnweb.cern.ch/cern/wsvn/cmsptdaq/Firmware/tags/tracker1.2.glibv3.dualcbc2>.
- [3] <https://svnweb.cern.ch/trac/cactus/wiki>.
- [4] <http://root.cern.ch>.
- [5] .