

Module name ○

← [module_pos](#) ✓ Previous


Next [module_shift](#) ○ →

This problem is similar to [module](#) ✓. You are given a module named `mod_a` that has 2 outputs and 4 inputs, in some order. You must connect the 6 ports *by name* to your top-level module's ports:

Port in mod_a	Port in top_module
output out1	out1
output out2	out2
input in1	a
input in2	b
input in3	c
input in4	d

You are given the following module:

```
module mod_a ( output out1, output out2, input in1, input in2, input in3,
input in4);
```



Expected solution length: Around 1 line.

설명

- 이름에 의한 포트 매핑을 연습한다.

모든 북마크

module_name — Compile and simulate


Running Quartus synthesis: [Show Quartus messages](#).
Running ModelSim simulation: [Show Modelsim messages](#).

Status: Success!

You have solved 22 problems. [See my progress](#).

Timing diagrams for selected test cases

These are timing diagrams from some of the test cases we used. They may help you debug your circuit. The diagrams show inputs to the circuit, outputs from your circuit, and the expected reference outputs. The "Mismatch" trace shows which cycles your outputs don't match the reference outputs (0 - correct, 1 - incorrect).



Trace	Signal	0	10	15	20	25	30	35	40	45	50	55	60	65	70	75	80	85	90	95	100	105	110	115	120	125	130	135	140	145	150	155
Inputs	a	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	b	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	c	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	d	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Yours	out1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	out2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Ref	out1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	out2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Mismatch		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

HDLBits > Module > 3_Module_name.v

```
1 module top_module (  
2     input a,  
3     input b,  
4     input c,  
5     input d,  
6     output out1,  
7     output out2  
8 );  
9  
10 mod_a instance1(.out1(out1),  
11                 .out2(out2),  
12                 .in1(a),  
13                 .in2(b),  
14                 .in3(c),  
15                 .in4(d));  
16  
17 endmodule  
18
```