


Given five 1-bit signals (a, b, c, d, and e), compute all 25 pairwise one-bit comparisons in the 25-bit output vector. The output should be 1 if the two bits being compared are equal.

```
out[24] = -a \cdot a; // a == a, so out[24] is always 1.
out[23] = \sim a \wedge b;
out[22] = \sim a \land c;
out[ 1] = \sime ^ d;
out[0] = \sim e \wedge e;
```



As the diagram shows, this can be done more easily using the replication and concatenation operators.

- The top vector is a concatenation of 5 repeats of each input
- The bottom vector is 5 repeats of a concatenation of the 5 inputs

### 설명

5개의 1-bit 신호가 주어지고 서로 겹치지 않게 5-bit 신호로 25-bit를 출력 하라. 출력은 두 출력이 같다면 1이 나와야함(XNOR).

```
HDLBits > ≡ 3_Vector5.v
       module top_module (
           input a, b, c, d, e,
           output reg [24:0] out );
           wire [24:0] temp1;
           wire [24:0] temp2;
           // 각 비트를 5번 반복하여 연결
           assign temp1 = \{ \{5\{a\}\}, \{5\{b\}\}, \{5\{c\}\}, \{5\{d\}\}, \{5\{e\}\}\} \};
           assign temp2 = {5{a,b,c,d,e}} // abcde를 5번 반복
 11
           always @(*) begin
 12
 13
                integer i;
                for(i=24; i>=0; i=i-1) begin
                    out[i] = \sim (temp1[i] ^ temp2[i]);
                end
 17
           end
       endmodule
```

### 결과

```
Error (10170): Verilog HDL syntax error at top_module.v(12) near text: "always"; expecting ";". Check for fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge
                                                                                                            :". Check for and
Database contains many articles with specific details on how to resolve this error. Visit the Knowledge
Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this
specific error message number. File: /home/h/work/hdlbits.17709692/top_module.v Line: 12 Error (10112): Ignored design unit "top_module" at top_module.v(1) due to previous errors File:
/home/h/work/hdlbits.17709692/top_module.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file top_module_wrap.v
Info (12021): Found 0 design units, including 0 entities, in source file tb\_modules.sv
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning
    Error: Peak virtual memory: 386 megabytes
    Error: Processing ended: Sun Aug 18 15:01:38 2024
    Error: Elapsed time: 00:00:00
    Error: Total CPU time (on all processors): 00:00:00
Error (23031): Evaluation of Tcl script /home/h/hdlbits/compile.tcl unsuccessful
Error: Quartus Prime Shell was unsuccessful. 8 errors, 1 warning
    Error: Peak virtual memory: 481 megabytes
    Error: Processing ended: Sun Aug 18 15:01:39 2024
    Error: Elapsed time: 00:00:02
    Error: Total CPU time (on all processors): 00:00:01
```

# Status: Compile Error

The code did not compile. Check the error messages from Quartus.

12번째 줄 always에서 에러가 발생함.

코드를 다시 보니까 10번에서 세미콜론을 빼먹었음..

```
module top module (
           input a, b, c, d, e,
           output reg [24:0] out );
           wire [24:0] temp1;
           wire [24:0] temp2;
  7
           assign temp1 = \{ \{5\{a\}\}, \{5\{b\}\}, \{5\{c\}\}, \{5\{d\}\}, \{5\{e\}\}\} \};
           assign temp2 = \{5\{a, b, c, d, e\}\};
 11
           always @(*) begin
 12
               integer i;
               for(i=24; i>=0; i=i-1) begin
                    out[i] = ~(temp1[i] ^ temp2[i]);
 15
               end
           end
 17
       endmodule
 18
 19
 20
```

결과

## vector5 — Compile and simulate

Running Quartus synthesis. <u>Show Quartus messages...</u>
Running ModelSim simulation. <u>Show Modelsim messages...</u>

### Status: Success!

You have solved 19 problems. See my progress...

#### Warning messages that may be important

Quartus messages (Show all)

Warning (13024): Output pins are stuck at VCC or  $\ensuremath{\mathsf{GND}}$ 

This warning says that an output pin never changes (is "stuck"). This can sometimes indicate a bug if the output pin shouldn't be a constant. If this pin is not supposed to be constant, check for bugs that cause the value being assigned to never change (e.g., assign  $a = x \& \neg x;$ )

짚고 갈 점

1. replication 기법을 사용할 때, 중괄호로 하나하나 다 묶어서 처리하는 것

2. 세미콜론을 잊지 말자.

솔루션

Solution

Show solution

```
1 module top_module (
 2
        input a, b, c, d, e,
        output [24:0] out
 3
4);
 5
        wire [24:0] top, bottom;
 6
 7
        assign top = \{ \{5\{a\}\}, \{5\{b\}\}, \{5\{c\}\}, \{5\{d\}\}, \{5\{e\}\} \};
 8
        assign bottom = \{5\{a,b,c,d,e\}\};
        assign out = ~top ^ bottom; // Bitwise XNOR
 9
10
        // This could be done on one line:
11
        // assign out = \sim{ \{5\{a\}\}, \{5\{b\}\}, \{5\{c\}\}, \{5\{d\}\}, \{5\{e\}\} } ^ \{5\{a,b,c\}\}
12
14 endmodule
```

크기가 같으니까 알아서 비교 처리되는 모습을 볼 수 있다.