Embedded Systems




DEPARTMENT OF ELECTRICAL ENGINEERING IIT ROORKEE, ROORKEE


REGULAR SEQUENTIAL CIRCUIT:

Synchronous Systems

- The synchronous design methodology is the most commonly used practice in designing a sequential circuit. In this methodology, all storage elements are controlled (i.e., synchronized) by a global clock signal and the data is sampled and stored at the rising or falling edge of the clock signal.
- It allows to separate the storage components from the circuit and greatly simplifies the development process.



REGULAR SEQUENTIAL CIRCUIT:



- Synchronous Systems
- State register: A collection of D FFs controlled by the same clock signal
- Next-state logic: Combinational logic that uses the external input and internal state (o/p of register) to determine the new value of the register
- Output logic: Combinational logic that generates the output signal

Max. Operational operating frequency

- The timing of a sequential circuit is characterized by fmax ,which specifies how fast the circuit can operate.
- To ensure correct operation, the next value must be generated and stabilized within Tclock.

3

REGULAR SEQUENTIAL CIRCUIT:

Synchronous Systems

The Minimal Clock Period:

$$Tclock = Tcq + Tcomb + Tsetup$$

Tcq =clock-to-q delay, Tsetup =setup time,

Tcomb = the maximal propagation delay of next-state logic

Xilinx Specific: During synthesis, Xilinx ISC software analyze the synthesized circuit and show *fmax* in a report. To specify desired operating frequency as a synthesis constraint, the following lines can be added to the constraint file:


Eg. For 50-MHz clock prototyping board

NET "clk" TNM-NET = "clk";

TIMESPEC "TS-clk" = PERIOD "clk" 20 ns HIGH 50 %;

REGULAR SEQUENTIAL CIRCUIT:

Synchronous Systems



- Code Development: follows the basic block diagram. First separate the memory component (i.e., the register) from the system. Once the register is isolated, the remaining portion is a pure combinational circuit, and the coding and analysis schemes apply as discussed earlier.
- •Since our development process separates the register and the combinational circuit, following components are sufficient for most of the designs
 - DFF ----- DFF without asynchronous reset
 DFF with asynchronous reset
 DFF with synchronous enable
 - Register file

5

REGULAR SEQUENTIAL CIRCUIT: Components

DFF with synchronous enable:

 en signal is examined only at the rising edge of the clock and thus is synchronous. If en not asserted, the FF keeps its previous value.




reset	cik	en	q*_
1	-	-	0
0	0		q
0	1	-	q
0	₹	0	q
0	£	1	d

```
library ieee;
use ieee.std_logic_1164.all;
entity d_ff_en is
     clk, reset: in std_logic;
      en: in std_logic;
      d: in std_logic;
      q: out std_logic
end d_ff_en;
architecture arch of d_ff_en is
begin
   process (clk, reset)
   begin
      if (reset='1') then
         q <= '0';
      elsif (clk'event and clk='1') then
         if (en='1') then
            q <= d;
         end if;
      end if;
   end process;
```

REGULAR SEQUENTIAL CIRCUIT: Components

 Since the enable signal is synchronous, this circuit can be constructed by a regular D FF and simple nextstate logic.



```
architecture two_seg_arch of d_ff_en is
   signal r_reg, r_next: std_logic;
begin

    D FF

   process (clk, reset)
   begin
      if (reset='1') then
         r_reg <= '0';
      elsif (clk event and clk='1') then
         r_reg <= r_next;
      end if;
   end process;
   -- next-state logic
   r_next <= d when en = '1' else
              r_reg;
   -- output logic
   q <= r_reg;
end two_seg_arch;
       D FF with synchronous enable:
```

Two-segment coding style

REGULAR SEQUENTIAL CIRCUIT: Components

- Register is a collection of D FFs that are controlled by the same clock and reset signals.
- Code is identical to a DFF except that the array data type, std_logic_vector, is needed for the relevant input and output signals.

```
library ieee;
use ieee.std_logic_1164.all;
entity reg_reset is
   port (
      clk, reset: in std_logic;
d: in std_logic_vector(7 downto 0);
      q: out std_logic_vector(7 downto 0)
end reg_reset;
architecture arch of reg_reset is
begin
   process(clk, reset)
   begin
      if (reset='1') then
          q <= (others = > '0');
       elsif (clk'event and clk='1') then
          q <= d;
      end if;
   end process;
end arch;
   8-bit register with asynchronous reset
```

•

REGULAR SEQUENTIAL CIRCUIT: Components

- Register file: A collection of registers with one input port and one or more output ports; generally used as fast, temporary storage.
 - · w-addr: specifies where to store data,
 - · r-addr : specifies where to retrieve data
 - Parameter e.g..: 2^W-by-B register file (In coding defines as generic)
 - Generic W : specifies the number of address bits
 - · Generic B specifies the number of bits in a word

Xilinx Specific:

- •In a Spartan-3 device, each logic cell contains a D FF with asynchronous reset and synchronous enable. These D FFs basically constitute the register.
- The Spartan-3 device also has block RAM modules, and they can be used for larger storage requirements. These modules can be configured for synchronous operation, and their characteristics are somewhat like a restricted version of the register file.


SEQUENTIAL CIRCUIT:

Synchronous Systems

- Division of sequential circuits based on the characteristics of the next-state logic,
 - Regular sequential circuit. The state transitions exhibit a "regular" pattern, as in a counter or shift register. The next-state logic is constructed primarily by a pre-designed, "regular" component, viz. incrementor or shifter etc.
 - FSM. The state transitions do not exhibit a simple, repetitive pattern.
 The next-state logic is constructed by "random logic" and synthesized from scratch.
 - FSMD. It consists of a regular sequential circuit and an FSM; known as
 a data path and a control path. It is used to implement an algorithm
 represented by register-transfer (RT) methodology, which describes
 system operation by a sequence of data transfers and manipulations
 among registers.

Finite State Machine (FSM):

- An FSM is used to model a system that transits among a finite number of internal states. The transitions depend on the current state and external input.
- The main application of an FSM is to act as the controller of a large digital system, which examines the external commands and status and activates proper control signals to control operation of a *data path*, which is usually composed of regular sequential components. (FSMD)
- Both types of output, Moore output and Mealy output, may exist in a complex FSM.




Block diagram of a synchronous FSM

Finite State Machine (FSM):

- FSM Representation
 - State diagram
 - ASM chart (algorithmic state machine chart),

Both capturing the FSM's input, output, states, and transitions in a graphical representation.

A state diagram is composed of *nodes*, which represent states and are drawn as circles, and annotated *transitional arcs*.




12

Finite State Machine (FSM):


An ASM chart is composed of a network of **ASM blocks**. An *ASM block* consists of one *state box* and an optional network of *decision boxes* and *conditional output boxes*.

- State box represents a state in an FSM, and the asserted Moore output values are listed inside the box. It has only one exit path.
- Decision box tests the input condition and determines which exit path to take. It has two exit paths, which correspond to the **True** and **False** values of the condition.
- Conditional output box lists asserted Mealy output values and is usually placed after a decision box.




Finite State Machine (FSM):

A state diagram can be converted to an ASM chart, and vice versa.



State diagram



Finite State Machine (FSM):

FSM CODE DEVELOPMENT


First separate the state register and then derive the code for the combinational next-state logic and output logic. The code for the next-state logic follows the flow of a state diagram or ASM chart.

• For clarity, use user's defined *enumerated data type* to represent the FSM's states. e.g.

```
type eg-state-type is ( s0 , s1, s2 ) ; signal state-reg, state-next : eg-state-type;
```

During synthesis, software automatically maps the values in an enumerated data type to binary representations, a process known as *state assignment*.


```
Code of the FSM consists of segments for the state register, next-state logic,
                         Moore output logic, and Mealy output logic
library ieee;
                                               next-state logic
use ieee.std_logic_1164.all;
                                            process (state_reg,a,b)
entity fsm_eg is
                                             begin
  port (
                                                case state_reg is
     clk, reset: in std_logic;
                                                   when s0 =>
     a, b: in std_logic;
                                                      if a='1' then
     y0, y1: out std_logic
                                                         if b='1' then
  );
                                                            state_next <= s2;
end fsm_eg;
                                                            state_next <= s1;
architecture mult_seg_arch of fsm_eg is
                                                         end if;
  type eg_state_type is (s0, s1, s2);
                                                      else
  signal state_reg, state_next: eg_state_type;
                                                         state_next <= s0;
                                                      end if;
begin
                                                   when s1 =>
   - state register
                                                      if (a='1') then
  process(clk,reset)
                                                         state_next <= s0;
  begin
     if (reset='1') then
                                                         state_next <= s1;
        state_reg <= s0;
                                                      end if;
     elsif (clk'event and clk='1') then
                                                   when s2 =>
        state_reg <= state_next;
                                                      state_next <= s0;
     end if;
                                                end case;
                                                                                            16
  end process;
                                             end process;
```





 Xilinx Specific: Xilinx ISE includes a utility program called StateCAD, which allows a user to draw a state diagram in graphical format. The program then converts the state diagram to HDL code.


Problem: Design a 'rising-edge detector' using Moore machine with following description. Draw the state diagram and ASM chart. The rising-edge detector is a circuit that generates a short, one-clock-cycle pulse (call it a *tick*) when the input signal changes from '0' to '1'. It is usually used to indicate the onset of a slow time-varying input signal.

Moore-based design: The zero and one states indicate that the input signal has been '0' and '1' for awhile. The rising edge occurs when the input changes to '1' in the zero state. The FSM moves to the edge state and the output, tick, is asserted in this state.











Comparison

- The Mealy machine-based design requires fewer states and responds faster, but the width of its output may vary and input glitches may be passed to the output.
- The choice between the two designs depends on the subsystem that uses the output signal.
- The Mealy output signal is available for sampling at t1, which is one clock cycle faster than the Moore output, which is available at t2.



Direct implementation:

The edge detector circuit can be implemented without using an FSM. It can be interpreted that the output is asserted only when the current input is '1' and the previous input, which is stored in the register, is '0'.



25

Finite State Machine with Data path (FSMD):

An FSMD combines an FSM and regular sequential circuits.

- •The FSM, which is sometimes known as a *control path*, examines the external commands and status and generates control signals to specify operation of the regular sequential circuits, which are known collectively as a *data path*.
- •The FSMD is used to implement systems described by *RT-methodology*, in which the operations are specified as data manipulation and transfer among a collection of registers.

Single RT operation


An RT operation specifies data manipulation and transfer for a single destination register.

rdest
$$\leftarrow f(rsrcl, rsrc2, ..., rsrcn)$$

Notation: The contents of the source registers are fed to the *f(.)* function, which is realized by a combinational circuit, and the result is passed to the input of the destination register and stored in the destination register at the next rising edge of the clock.

e.g.: $r2 \leftarrow r2 >> 3$. The r2 register is shifted right three positions and then written back to $\frac{1}{26}$ self

- Implementation of single RT operation:
 - Implemented by constructing a combinational circuit for the f(.) function and connecting the input and output of the registers.
 - Example,
 - Operation: a ← a-b+1.
 - function involves: a subtractor and an incrementor.
 - _reg and _next suffixes to represent the input and output of a register.
 - RT operation is synchronized by an embedded clock. The result is not stored to the destination register until the next rising edge of the clock.




Block and timing diagrams of an RT operatio

Finite State Machine with Data path (FSMD):

• ASMD chart:


- A circuit based on the RT methodology specifies which RT operations should be executed in each step.
- Since an RT operation is done in a clock-by-clock basis, its timing is similar to a state transition of an FSM. Thus, an FSM is a natural choice to specify the sequencing of an RT algorithm.
- Extend the ASM chart to incorporate RT operations and call it an ASMD (ASM with data path) chart.



- Implementing the RT operations of an ASMD chart involves a multiplexing circuit to route the desired next value to the destination register, the above segment is can be implemented by a 4-to-1 multiplexer,.
- The current state (i.e., the output of the state register) of the FSM controls the selection signal of the multiplexer and thus chooses the result of the desired RT operation.


Finite State Machine with Data path (FSMD):

· An RT operation specified in a conditional output box,



Note that all operations are done in parallel inside an ASMD block.

Decision box with a register: The main difference between flow chart and ASMD is that the RT operation in an ASMD chart is controlled by an embedded clock signal and the destination register is updated when the FSMD exits the current ASMD block, but not within the block.



Finite State Machine with Data path (FSMD):

Block diagram of an FSMD

The conceptual block diagram of an FSMD is divided into a data path and a control path. The data path performs the required RT operations. It consists of

- · Data registers: store the intermediate computation results
- Functional units: perform the functions specified by the RT operations
- Routing network: routes data between the storage registers and the functional units

The data path follows the control signal to perform the desired RT operations and generates the internal status signal.

- The control path is an FSM.
 - It contains a state register, next-state logic, and output logic.
 - It uses the external command signal and the data path's status signal as the input and generates the control signal to control the data path operation.
 - The FSM also generates the external status signal to indicate the status of the FSMD operation.

An FSMD consists of two types of sequential circuits, both circuits are controlled by the same clock, and thus the FSMD is still a synchronous system.


Code development of an FSMD:

Demonstration example: The slide and pushbutton switches on the prototyping board are mechanical devices. When pressed, the switch may bounce back and forth a few times before settling down. The bounces lead to glitches in the signal. The bounces usually settle within 20 ms. The purpose of a debouncing circuit is to filter out the glitches associated with switch transitions.

30

Finite State Machine with Data path (FSMD): data path data path routing registers internal status command command control path Block diagram of an FSMD.

FSMD




Original and debounced waveforms.

FSM-based Design: It uses a free-running 10-ms timer and an FSM. The timer generates a one-clock-cycle enable tick (the m-tick signal) every 10 ms and the FSM uses this information to keep track of whether the input value is stabilized. FSM ignores the short bounces and changes the value of the debounced output only after the input is stabilized for 20 ms. The zero and one states indicate that the switch input signal, **sw**, has been stabilized with '0' and '1' values.

FSMD

- 10-ms timer is freerunning and the m_tick tick can be asserted at any time,
- •FSM checks the assertion three times to ensure that the sw signal is stabilized for at least 20 ms (Actually between 20 and 30 ms).



```
FSMD
                                                                    -- counter to generate 10 ms tick (2^N * 20ns)
      entity db_fsm is
                                                                       process (clk, reset)
         port (
                                                                       begin
             clk, reset: in std_logic;
                                                                          if (clk'event and clk='1') then
              sw: in std_logic;
                                                                          q_reg <= q_next;
end if;</pre>
             db: out std_logic
                                                                       end process;
      end db_fsm;
                                                                       -- next-state logic
                                                                       q_next <= q_reg + 1;
                                                                       -output tick
m_tick <= '1' when q_reg=0 else
'0';
architecture arch of db_fsm is
                                                                             -- debouncing
   constant N: integer:=19; -- 2^N * 20 ns = 10 ms
signal q_reg, q_next: unsigned(N-1 downto 0);
signal m_tick: std_logic;
                                                                             FSM
                                                                       process (clk, reset)
                                                                       begin
   type \ \ \text{eg\_state\_type} \ \ is \ \ (\texttt{zero,wait1\_1,wait1\_2,wait1\_3,}
                                                                          if (reset='1') then
                               one, wait0_1, wait0_2, wait0_3);
                                                                           state_reg <= zero;
elsif (clk'event and clk='1') then
   signal state_reg, state_next: eg_state_type;
                                                                             state_reg <= state_next;
                                                                           end if;
                                                                       end process;
```

```
FSMD
 -- next-state/ out put logic
                                                                                                                            when one =>
                                                                                                                                  db <='1';
if sw='0' then
process(state_reg,sw,m_tick)
begin
    state_next <= state_reg; --- default: back to same state
    db <= '0'; --- default 0
    case state_reg; is
    when zero =>
        if sw='1' then
            state_next <= wait1_1;
    end if;
    when wait1_1 =>
        if sw='0' then
            state_next <= zero;
    else
    ...</pre>
  process(state_reg,sw,m_tick)
                                                                                                                                 state_next <= wait0_1;
end if;</pre>
                                                                                                                            when wait0_1 =>
                                                                                                                                 db <= '1';
if sw='1' then
                                                                                                                                       state_next <= one;
                                                                                                                                        if m_tick='1' then
                                                                                                                                             state_next <= wait0_2;
                                                                                                                                   end if;
                                                                                                                             when wait0_2 =>
db <= '1';
if sw='1' then
                       if m_tick='1' then
    state_next <= wait1_2;
end if;</pre>
            end if;

end if;

when wait1_2 =>


if sw='0' then

state_next <= zero;
                                                                                                                                         state_next <= one;
                                                                                                                                    else
if m_tick='1' then
                                                                                                                                         state_next <= wait0_3;
end if;
                  state_next <= zero;
else
  if m_tick='1' then
    state_next <= wait1_3;
end if;</pre>
                                                                                                                                   end if:
                                                                                                                             when wait0_3 =>
db <='1';
if sw='1' then
                  end if:
            when wait1_3 =>
if sw='0' then
                                                                                                                                         state_next <= one;
                                                                                                                                    else
if m_tick='1' then
                        state_next <= zero;
                  state_next <= zero;
else
    if m_tick='1' then
        state_next <= one;
end if;
end if;</pre>
                                                                                                                                         state_next <= zero;
end if;</pre>
                                                                                                                                   end if;
                                                                                                                                                                                         8
                                                                                                                        end case;
                                                                                                                  end process;
```

FSMD

We used an FSM and a timer (which is a regular sequential circuit), it is not based on the RT methodology because the two units are running independently and the FSM has no control over the timer. The waiting period in this design is between 20 and 30 ms but is not an exact interval. This deficiency can be overcome by applying the RT methodology.

- The circuit include two output signals: db-level, which is the debounced output, and db-tick, which is a one-clock-cycle enable pulse asserted at the zero-to-one transition.
- The zero and one states mean that the sw input has been stabilized for '0' and 'l', respectively.
- The wait_l and wait_0 states are used to filter out short glitches.
- The data path contains one register, q, which is 21 bits wide.
- When the sw input signal becomes '1', the FSMD moves to the wait_1 state and initializes q to "1 . . . ". In the wait_1 state, the q decrements in each clock cycle. If sw remains as '1', the FSMD returns to this state repeatedly until q reaches "0 . . . 0 " and then moves to the one state.



FSMD

Code with explicit data path components

The key data path component custom 21-bit decrement counter that can:

- Be initialized with a specific value
- · Count downward or pause
- Assert a status signal when the counter reaches 0


```
q-load: signal to load the initial value in binary counter q-dec: signal to enable the counting. q-zero: status signal, which is asserted when the counter reaches zero.
```

- The complete **data path** is composed of the q register and the next-state logic of the custom decrement counter. A comparison circuit is included to generate the q-zero status signal.
- The **control path** consists of an FSM, which takes the sw input and the q-zero status and asserts the control signals, q-load and q-dec, according to the desired action in the ASMD chart.

De-bouncing circuit with an explicit data path component

```
library ieee;
                                                      -- FSMD state & data registers
use ieee.std_logic_1164.all;
                                                       process(clk, reset)
use ieee.numeric_std.all;
                                                       begin
                                                         if reset='1' then
entity debounce is
                                                           state_reg <= zero;
  port(
                                                           q_reg <= (others=>'0');
    clk, reset: in std_logic;
                                                         elsif (clk'event and clk='1') then
    sw: in std_logic;
                                                           state_reg <= state_next;
    db_level, db_tick: out std_logic
                                                           q_reg \le q_next;
 );
                                                         end if;
end debounce;
                                                       end process;
architecture exp_fsmd_arch of debounce is
                                                       -- FSMD data path (counter) next-state logic
  constant N: integer:=21; -- filter of 40ms
                                                       q_next <= (others=>'1') when q_load='1' else
  type state_type is (zero, wait0, one, wait1);
                                                             q_reg - 1 when q_dec='1' else
                                                             q_reg;
  signal state_reg, state_next: state_type;
                                                       q_zero <= '1' when q_next=0 else '0';
  signal q_reg, q_next: unsigned(N-1 downto 0);
  signal q_load, q_dec, q_zero: std_logic;
begin
```

```
-- FSMD control path next-state logic
 process(state_reg, sw, q_zero)
 begin
   q_load <= '0';
                                                           when one =>
   q_dec <= '0';
                                                                   db_level <= '1';
   db_tick <= '0';
                                                                   if (sw='0') then
   state_next <= state_reg;
                                                                    state_next <= wait0;
                                                                     q_load <= '1';
   case state_reg is
     when zero =>
                                                                   end if;
       db_level <= '0';
                                                                 when wait0=>
       if (sw='1') then
                                                                   db_level <= '1';
         state_next <= wait1;
                                                                   if (sw='0') then
         q_load <= '1';
                                                                    q_dec <= '1';
       end if;
                                                                    if (q_zero='1') then
     when wait1=>
                                                                       state_next <= zero;
       db_level <= '0';
                                                                     end if;
       if (sw='1') then
                                                                   else -- sw='1'
         q_dec <= '1';
                                                                    state_next <= one;
         if (q_zero='1') then
                                                                   end if;
           state_next <= one;
                                                               end case;
           db_tick <= '1';
                                                             end process;
         end if;
                                                           end exp_fsmd_arch;
       else -- sw='0'
         state_next <= zero;
                                                                                                 43
       end if:
```



Simple Processor

- R0, R1, R2, R3: n-bit registers
- Extern: control signal to enable n-bit external data input
- AddSub: 0 Sum A+B

1 difference A-B [2's compliment of B]

- G: store output of add/sub with Gin, Gout control signals
- Operations performed in processor


Operation	Function Performed			
Load Rx, Data	$Rx \leftarrow Data$			
Move Rx, Ry	$Rx \leftarrow [Ry]$			
Add Rx , Ry	$Rx \leftarrow [Rx] + [Ry]$			
Sub Rx, Ry	$Rx \leftarrow [Rx] - [Ry]$			
	l			

- Load and Move operations require only one step (clock-cycle, one transfer across the bus)
- Add and Sub operations require three steps

Extern Simple Processor Function: control signal input to T_0 T_1 T_2 T_3 perform specific operation initiated by setting w=1Done: output, when operation is 2-to-4 decoder completed En· Control circuit is based on a two bit counter since longest operation needs three steps Q_1 Q_0 Each of the decoder outputs Up-counter represents a step in an operation. Clear -Reset T_0 , T_1 , T_2 , T_3 : no-operation, step_1 to step_3

Simple Processor

- Function input: to specify the operation with six bits
- f₁f₀: opcode
 - 00-Load,
 - 01-Move,
 - 10-Add,
 - 11-Sub
- Rx₁Rx₀:operand Rx
- Ry₁Ry₀:operand Ry
- Function Register: store function inputs when FR_{in} is asserted



Simple Processor

Clear and FR_{in} for all the operation

- Clear:
 - ensure 00 count value as long as w=0 and no-operation is being executed;
 - clear the count value at the end of each operation

$$Clear = \overline{w}T_0 + Done$$

- FR_{in}:
 - load the values on the Function inputs into the Function Register when w changes to 1

$$FR_{in} = wT_0$$

Simple Processor

 Rest outputs from control circuit depend on the specific step being performed in each operation

	T_1	T_2	<i>T</i> ₃
(Load): I ₀	Extern, $R_{in} = X$, Done		
(Move): I_1	$R_{in} = X, R_{out} = Y,$ $Done$		
(Add): I ₂	$R_{out} = X, A_{in}$	$R_{out} = Y, G_{in},$ AddSub = 0	$G_{out}, R_{in} = X,$ $Done$
(Sub): I ₃	$R_{out} = X \cdot A_{in}$	$R_{out} = Y, G_{in},$ AddSub = 1	$G_{out}, R_{in} = X,$ $Done$

Control signals asserted in each operation/time step

49

Simple Processor

	T ₁	T_2	T ₃
(Load): Io	Extern, $R_{in} = X$, Done		
Move): I1	$R_{in} = X$, $R_{out} = Y$, Done		
(Add): I ₂	$R_{out} = X \cdot A_{in}$	$R_{out} = Y, G_{in},$ AddSub = 0	$G_{out}, R_{in} = X,$ Done
(Sub): I ₃	$R_{out} = X \cdot A_{in}$	$R_{out} = Y, G_{in},$ AddSub = 1	$G_{out}, R_{in} = X$. Done

Logic expressions for outputs of control circuit

Signals asserted in Add and Sub operations

Sub operations

$$Extern = I_0 T_1$$
 $Done = (I_0 + I_1)T_1 + (I_2 + I_3)T_3$
 $A_{in} = (I_2 + I_3)T_1$
 $G_{in} = (I_2 + I_3)T_2$
 $G_{out} = (I_2 + I_3)T_3$
 $AddSub = I_3$
 $R0_{in} = (I_0 + I_1)T_1X_0 + (I_2 + I_3)T_3X_0$


$$\begin{aligned} & \text{Values of } & RX_{0in} : R0_{in} \ldots R3_{in} \\ & & RX0_{out} : R0_{out} \ldots R3_{out} \end{aligned}$$

$$R0_{in} = (I_0 + I_1)T_1X_0 + (I_2 + I_3)T_3X_0$$

$$R0_{out} = I_1T_1Y_0 + (I_2 + I_3)(T_1X_0 + T_2Y_0)$$

Simple Processor: VHDL Code

- Components:
 - upcount
 - regn
 - trin
 - dec2to4



counter and decT instantiate the circuit

5

Simple Processor: Components

```
N-bit tri-state buffer
```

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY trin IS

GENERIC (N:INTEGER := 8);

PORT (X:IN STD_LOGIC_VECTOR(N-1 DOWNTO 0);

E:IN STD_LOGIC;

F:OUT STD_LOGIC_VECTOR(N-1 DOWNTO 0));

END trin;

ARCHITECTURE Behavior OF trin IS

BEGIN

F <= (OTHERS => 'Z') WHEN E = '0' ELSE X;

END Behavior;
```

```
Simple Processor: Components
N-bit register
                   LIBRARY ieee;
                   USE ieee.std_logic_1164.all;
                   ENTITY regn IS
                      GENERIC ( N : INTEGER := 8 );
                                           STD_LOGIC_VECTOR(N-1 DOWNTO 0);
                      PORT ( R
                                 : IN
                            Rin, Clock: IN STD_LOGIC;
                                     : OUT STD_LOGIC_VECTOR(N-1 DOWNTO 0));
                   END regn;
                   ARCHITECTURE Behavior OF regn IS
                   BEGIN
                      PROCESS
                      BEGIN
                           WAIT UNTIL Clock'EVENT AND Clock = '1';
                          IF Rin = '1' THEN
                               Q \leq R;
                          END IF;
                      END PROCESS;
                   END Behavior;
```

```
Simple Processor: Components
2-bit up counter in
                          LIBRARY ieee;
synchronous reset
                          USE ieee.std_logic_1164.all;
                          USE ieee.std_logic_unsigned.all;
                          ENTITY upcount IS
                             PORT ( Clear, Clock : IN
                                                        STD_LOGIC:
                                               : BUFFER STD_LOGIC_VECTOR(1 DOWNTO 0));
                          END upcount;
                          ARCHITECTURE Behavior OF upcount IS
                          BEGIN
                              upcount: PROCESS ( Clock )
                              BEGIN
                                  IF (Clock'EVENT AND Clock = '1') THEN
                                      IF Clear = '1' THEN
                                          Q <= "00";
                                      ELSE
                                          Q \le Q + '1';
                                      END IF;
                                  END IF;
                              END PROCESS;
                          END Behavior;
```

Simple Processor: Components

COMPONENT: a piece of conventional code (LIBRARY declarations +ENTITY+ ARCHITECTURE). By declaring such code as being a COMPONENT, it can then be used within another circuit. COMPONENT declaration:


```
COMPONENT component_name IS
    PORT (
      port_name : signal_mode signal_type;
      port name : signal mode signal type;
      . . . );
END COMPONENT;
```

COMPONENT instantiation:

```
label: component_name PORT MAP (port_list);
```

Simple Processor: Package


Frequently used pieces of VHDL code such as COMPONENTS, FUNCTIONS, or PROCEDURES are placed **PACKAGE** inside а compiled into the destination LIBRARY. it allows code and sharing code reuse. Package can also contain **TYPE** CONSTANT and definitions.



5

56

```
PACKAGE package_name IS
   (declarations)
END package_name;
[PACKAGE BODY package name IS
    (FUNCTION and PROCEDURE descriptions)
END package_name; ]
```



```
---- File project.vhd: ----
                                                                 LIBRARY ieee;
                                                                 USE ieee.std_logic_1164.all;
                                                                 USE work.my_components.all;
    Simple Processor: Package
                                        ---- File my_components.vhd: -----
 ----- File inverter.vhd: ----
                                        LIBRARY ieee;
LIBRARY ieee;
USE ieee.std logic 1164.all:
ENTITY inverter IS
                                        USE ieee.std_logic_1164.all;
 PORT (a: IN STD_LOGIC; b: OUT STD_LOGIC); PACKAGE my_components IS
END inverter;
                                           ----- inverter: -----
                                          COMPONENT inverter IS
ARCHITECTURE inverter OF inverter IS
                                             PORT (a: IN STD_LOGIC; b: OUT STD_LOGIC);
                                           END COMPONENT;
  b <= NOT a;
                                           ----- 2-input nand: ---
END inverter;
                                           COMPONENT nand 2 IS
                                             PORT (a, b: IN STD_LOGIC; c: OUT STD_LOGIC);
----- File nand_2.vhd: -----
                                           END COMPONENT;
                                           ----- 3-input nand: ---
                                           COMPONENT nand_3 IS
 ---- File nand_3.vhd: ----
                                             PORT (a, b, c: IN STD_LOGIC; d: OUT STD_LOGIC);
                                           END COMPONENT;
                                        END my_components;
                                                                                     58
```

Simple Processor: VHDL Code

- Reset: to initiate the counter to 00
- Func: six-bit signal (F & Rx & Ry), input to Function register

```
Simple Processor: VHDL Code
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_signed.all;
USE work.subccts.all;
ENTITY proc IS
                           STD_LOGIC_VECTOR(7 DOWNTO 0);
   PORT (Data
                 : IN
          Reset, w: IN
                           STD_LOGIC;
          Clock
                : IN
                           STD_LOGIC;
                           STD_LOGIC_VECTOR(1 DOWNTO 0);
          F, Rx, Ry : IN
                 : BUFFER STD_LOGIC;
          Done
          BusWires: INOUT STD_LOGIC_VECTOR(7 DOWNTO 0));
END proc;
```

Simple Processor: VHDL Code ARCHITECTURE Behavior OF proc IS SIGNAL Rin, Rout: STD_LOGIC_VECTOR(0 TO 3); SIGNAL Clear, High, AddSub: STD_LOGIC; SIGNAL Extern, Ain, Gin, Gout, FRin: STD_LOGIC; SIGNAL Count, Zero: STD_LOGIC_VECTOR(1 DOWNTO 0); SIGNAL T, I, X, Y: STD_LOGIC_VECTOR(0 TO 3); SIGNAL R0, R1, R2, R3: STD_LOGIC_VECTOR(7 DOWNTO 0); SIGNAL A, Sum, G: STD_LOGIC_VECTOR(7 DOWNTO 0); SIGNAL Func, FuncReg: STD_LOGIC_VECTOR(1 TO 6);


Simple Processor: VHDL Code

```
BEGIN
    Zero \leq "00"; High \leq '1';
    Clear <= Reset OR Done OR (NOT w AND T(0));
    counter: upcount PORT MAP ( Clear, Clock, Count );
    decT: dec2to4 PORT MAP (Count, High, T);
    Func \leq F & Rx & Ry;
    FRin \le w AND T(0);
                                                                        Instantiation of
    functionreg: regn GENERIC MAP ( N=>6 )
                                                                        Function Register
                                                                        with data inputs
                     PORT MAP (Func, FRin, Clock, FuncReg);
                                                                        Func and the
    decI: dec2to4 PORT MAP (FuncReg(1 TO 2), High, I);
                                                                        outputs FuncReg
    decX: dec2to4 PORT MAP (FuncReg(3 TO 4), High, X);
    decY: dec2to4 PORT MAP (FuncReg(5 TO 6), High, Y);
                                                                        Logic expressions
    Extern \leq I(0) AND T(1);
                                                                        for the output of
    Done \leq ((I(0) OR I(1)) AND T(1)) OR ((I(2) OR I(3)) AND T(3));
                                                                        control circuit
    Ain \le (I(2) \text{ OR } I(3)) \text{ AND } T(1);
    Gin \le (I(2) OR I(3)) AND T(2);
    Gout \leq (I(2) OR I(3)) AND T(3);
                                                                                 62
    AddSub <= I(3);
```

```
FOR / GENERATE:
                                                                label: FOR identifier IN range GENERATE
  (concurrent assignments)
END GENERATE;
    Simple Processor: VHDL Code
                                                       R0_{in} = (I_0 + I_1)T_1X_0 + (I_2 + I_3)T_3X_0
RegCntl:
                                                       R0_{out} = I_1T_1Y_0 + (I_2 + I_3)(T_1X_0 + T_2Y_0)
FOR k IN 0 TO 3 GENERATE
     Rin(k) \le ((I(0) OR I(1)) AND T(1) AND X(k)) OR
           ((I(2) \text{ OR } I(3)) \text{ AND } T(3) \text{ AND } X(k));
     Rout(k) \le (I(1) AND T(1) AND Y(k)) OR
           ((I(2) \text{ OR } I(3)) \text{ AND } ((T(1) \text{ AND } X(k)) \text{ OR } (T(2) \text{ AND } Y(k))));
END GENERATE RegCntl;
                                                                                Instantiation
tri_extern: trin PORT MAP ( Data, Extern, BusWires );
                                                                               of tri-state
reg0: regn PORT MAP ( BusWires, Rin(0), Clock, R0 );
                                                                               buffers and
reg1: regn PORT MAP ( BusWires, Rin(1), Clock, R1 );
                                                                               registers
reg2: regn PORT MAP ( BusWires, Rin(2), Clock, R2 );
reg3: regn PORT MAP ( BusWires, Rin(3), Clock, R3 );
tri0: trin PORT MAP ( R0, Rout(0), BusWires );
tri1: trin PORT MAP ( R1, Rout(1), BusWires );
tri2: trin PORT MAP ( R2, Rout(2), BusWires );
tri3: trin PORT MAP (R3, Rout(3), BusWires);
                                                                                      63
regA: regn PORT MAP (BusWires, Ain, Clock, A);
```

alu: WITH AddSub SELECT Sum <= A + BusWires WHEN '0', A - BusWires WHEN OTHERS; regG: regn PORT MAP (Sum, Gin, Clock, G); triG: trin PORT MAP (G, Gout, BusWires); END Behavior;


Simple Processor: VHDL Code



Embedded System: Computer System

A computer is an electronic machine which performs some computations. To have this machine perform a task, the task must be broken into small instructions, and the computer will be able to perform the complete task by executing each of its comprising instructions.


Each computer should have a CPU to execute instructions, a memory to store instructions and data, and an IO device to transfer information between the computer and the outside word.



Von-Neumann Machine

Computer System: Software

- The part of a computer system that contains instructions for the machine to perform is called its software.
- Ways to describe a computer software
 - Machine Language
 - Assembly Language
 - · High-Level Language




Computer System: ISA

• Instruction Set Architecture: specifies the interface between hardware and software of a The ISA processing unit. provides the the details of instructions that computer a should be able to understand and execute.

opcode operand1 operand2

Instruction Format



Computer System Components

Computer System:

Simple CPU Design: Single-Cycle Implementation

CPU Specification:

CPU External Busses- 16-bit external data bus and a 13- bit address bus.

General Purpose Registers- a 16-bit register: accumulator (acc).

Memory Organization- Capable of addressing 8192 words of memory; each word has a 16 bit width.

Instruction Format-Each instruction is a 16-bit word and occupies a memory word. Operands: An *Explicit operand* (the memory location whose address is specified in the instruction), and an *implicit operand* (acc).

The CPU has a total of 8 instructions, divided into three classes:

- Arithmetic-logical instructions (ADD, SUB, AND, and NOT)
- Data-transfer instructions (LDA, STA)
- Control-flow instructions (JMP, JZ)

15	13	12	0
opc	ode	a	dr

Computer System: Simple CPU Design

Addressing Mode: Direct Addressing

Instruction Set:

Opcode	Instruction		Instruction Class	Description
000	ADD	adr	Arithmetic-Logical	acc ← acc + Mem[adr]
001	SUB	adr	Arithmetic-Logical	acc ← acc - Mem[adr]
010	AND	adr	Arithmetic-Logical	acc ← acc & Mem[adr]
011	NOT	adr	Arithmetic-Logical	acc ← NOT (Mem[adr])
100	LDA	adr	Data-Transfer	acc ← Mem[adr]
101	STA	adr	Data-Transfer	Mem[adr] ← acc
110	JMP	adr	Control-Flow	Unconditional jump to adr
111	JZ	adr	Control-Flow	Conditional jump to adr

CPU Design:

Single-Cycle Implementation: datapath design

- Datapath design is an incremental process, at each increment, consider a class of instructions and build up a portion of the datapath.
- Then, in steps, combine these partial datapaths to generate the complete datapath.
- In the steps, decide on the control signals that control events in the datapath.
- In the design of the datapath, concern with how control signals affect flow of data and function of data units in the data path, and not how control signals are generated.


71

Simple CPU Design

Step 1: Program Sequencing

- •Instruction Fetch (IF): Reading an instruction from the memory
- •Instruction memory: stores the instructions.
- •Program Counter: A 13-bit register.


The register to hold the address of the current instruction to be read from the instruction memory. After the completion of the current instruction, the PC should be incremented by one to point to the next instruction in the instruction memory.



Program Sequencing Datapath

Step 2: Arithmetic-Logical Instruction Data-Path.


- •First operand is *acc* . Second operand read from the *data memory*
- *adr field of the instruction points to the memory location that contains the second operand (bits 12 to 0)
- •Result of the operation is stored in *acc* •*arithmetic-logical unit (alu)* performs the operation of arithmetic and logical instructions
- •alu operation is controlled by a 2-bit input, alu_op
- •alu is designed as combinational circuit



Simple CPU Design

Step 3: Combining the Two Previous Datapaths


- Connect the address input of the *data memory* to the *adr* field (bits 12 to 0) of the instruction which is read from the *instruction memory*.
- Combined datapath is able to sequence the program and execute arithmetic or logical instructions



Step 4: Data-Transfer Instruction

Datapath: LDA and STA

- LDA uses adr field of the instruction to read a 16-bit data from data memory and store it in acc register
- STA instruction writes the content of accinto a data memory location pointed by the adr field
- data memory have two control signals, mem_read and mem_write for control of reading from it or writing into it.
- In order to control accumulator writing, the acc_write (write-control, or clock enable) signal is needed




75

Simple CPU Design


Step 5: Combining the Two Previous Datapaths

- Combining the two datapaths, may result in multiple connections to the input of an element
- To have both connections, a multiplexer (or a bus) is used to select one of the sources.



Step 6: Control-Flow Instruction Datapath.

- *JMP*: an unconditional jump; writes the *adr* field (bits 12 to 0) of an instruction into *pc*.
- JZ: a conditional jump; writes the adr field into pc if acc is zero.
- Checking for the zero value of *acc*, a *NOR* gate on the output of this register generates the proper signal that detects this condition for execution of the *JZ* instruction.




Control-Flow Instructions Datapath

77

Simple CPU Design

Step 7: Combining the Two Previous Datapaths

• To select the appropriate source for pc input; multiplexer select input is pc_src .



Instruction Execution: Example instruction- ADD 100

- On the rising edge of the clock, a new value is written into pc, and pc points the *instruction memory* to read the instruction ADD 100.
- Memory read operation is complete and the controller starts to decode the instruction.
- Controller issue the appropriate control signals to control the flow of data in the datapath.
- On the next rising edge of the clock, the *alu* output is written into *acc* to complete the execution of the current instruction and the pc+1 is written into pc. This new value of pc points to the next instruction.
- Since the execution of the instruction is completed in one clock cycle, the implementation is called *single-cycle* implementation.


79

Simple CPU Design

jmp_uncond jmp_cond Jump Logic

Single-Cycle Implementation – Controller Design

- Controller issues the control signals based on the *opcode* field of the instruction.
- opcode field will not change while the instruction is being executed
- Control signals will have fixed values during the execution of an instruction
- · Controller is implemented as a combinational circuit
 - Controller issues all control signals directly, except *pt_sm*, which is issued using a simple logic circuit.
 - For all instructions, except *JMP* and *JZ*, both *jmp_uncond* and *jmp_cond* are **0**. Hence the Jump Logic block produces a **0** on *pc_src* that causes *pc* to increment.
 - For the *JMP* instruction, the *jmp_uncond* becomes **1**, and this puts a **1** on the *pc_src* and directs the *adr* field of the instruction into the *pc* input.
 - For the JZ instruction, the *jmp_cond* is asserted and if the *acc_zero* is **1** (when all bits of *acc* are **0**, the *acc_zero* becomes **1**), the address field of the instruction from the *instruction memory* is put into the *pc* register. Else if *acc* is not **0**, the *pc+1* source of *pc* is selected.



Status of control signals for controlling flow of data in datapath. Arithmetic-Logical Class:

- mem_read=1 to read an operand from data memory
- acc_write=1 to store the alu result in acc
- alu_op becomes 00, 01, 10, or 11 for ADD, SUB, AND, and NEG
- acc_src=0, to direct alu output to the acc input
- imp_cond , and imp_uncond are **0** to direct pc+1 to the pc input

Data-Transfer Class:

LDA Instruction:

- mem_read=1 to read an operand from the data memory
- acc_write=1, to store the data memory output in acc
- alu_op is XX, because alu has no role in the execution of LDA
- acc_src=1, to direct data memory output to the acc input
- jmp_cond , and jmp_uncond are **0** to direct pc+1 to the pc input

STA Instruction:

- mem_write=1 to write acc into the data memory
- acc_write=0, so that the value of acc remains unchanged
- alu_op is XX because alu has no role in the execution of STA
- acc_src=X, because acc writing is disabled and its source is not important
- jmp_cond , and jmp_uncond are **0** to direct pc+1 to the pc input.

Control-Flow Class:

JMP Instruction:

- mem_read & mem_write are 0, because JMP does not read from or write into data memory
- acc_write=0, because acc does not change during JMP
- alu_op is XX because alu has no role in execution of JMP
- acc_src=X, because acc writing is disabled and its source is not important
- $jmp_cond=0$, $jmp_uncond=1$, puts 1 on pc_src and directs jump address(12-0) to pc

Simple CPU Design

JZ Instruction:

- mem_read and mem_write are 0, JZ does not read from or write into the data memory
- acc_write=0, acc does not change during JZ
- alu_op equals to XX, because alu has no role in execution of JZ
- acc_src=X, because acc writing is disabled and its source is not important
- $jmp_cond=1$, $jmp_uncond=0$, if acc_zero is **1**, puts **1** on pc_src and directs jump address (bits 12 to 0) to pc input. Else value of pc_src is **0** and pc+1 is directed to pc input.

Controller Truth Table

Instruction Class	Inst	opcode	mem read	mem write	acc write	acc	alu op	jmp uncond	jmp cond
	ADD	000	1	0	1	0	00	0	0
Arithmetic	SUB	001	1	0	1	0	01	0	0
Logical	AND	010	1	0	1	0	10	0	0
	NOT	011	1	0	1	0	11	0	0
Data	LDA	100	1	0	1	1	XX	0	0
Transfer	STA	101	0	1	0	х	XX	0	0
Control	JMP	110	0	0	0	Х	XX	1	0
Flow	JZ	111	0	0	0	Х	XX	0	1

The controller (single-cycle implementation) of the system can be designed as a combinational circuit using a truth table.

85

CPU Design:

Multi-Cycle Implementation

Single-cycle implementation: used

- Two memory units
- Two functional units (the *alu* and the adder)

Multi-cycle implementation: reduces the required hardware

- Hardware can be shared within the execution steps of an instruction
- Each instruction is executed in a series of steps, each takes one clock cycle to execute

CPU Design:

Multi-Cycle Implementation: datapath design


- · Use a single memory unit which stores both instructions and data,
- Use a single *alu* which plays the role of both *alu* and the adder.

Sharing hardware adds one or more registers and multiplexers

- one multiplexer: To choose between the address of the memory unit from the $p\epsilon$ output (to address instructions) and bits 12 to 0 of the instruction (to address data)
- two multiplexers: at the alu inputs;
 - first alu input, chooses between pe and acc
 - second *alu* input, chooses between memory output and a constant value 1 *alu* inputs are 16 bits wide, so append 3 zeros on the left of *pc* to make 16-bits
- instruction register (ir): To store the instruction read from the memory

87

Multi-Cycle Implementation: Datapath design



Multi-Cycle Implementation:

Steps for execution of the instructions:

Instruction Fetch (IF): Read the instruction from memory and increment pc.

memory-read operation - pc addresses the memory for memory-read operation and write the instruction into *ir*.

pc increment - apply pc to the first alu input, and the constant value 1 to the second alu input, perform an addition, and store the alu output in pc

Instruction Decode (ID): Controller decodes the instruction (stored in *ir*) to issue the appropriate control signals.

Execution (EX): Datapath operation in this step is determined by the instruction class: Arithmetic-Logical Class: Apply bits 12 to 0 of *ir* to the memory, and perform a memory read operation. Apply *acc* to the first *alu* input, and the memory output to the second *alu* input, perform an *alu* operation (addition, subtraction, logical and, and negation), and finally store the *alu* result into *acc*.

Multi-Cycle Implementation

Data-Transfer Class: Apply bits 12 to 0 of *ir* to the memory

LDA- perform a memory read operation, and write the data into acc.

STA- instruction: perform a memory write operation to write aux into the memory.


Control-Flow Class:


IMP- write bits 12 to 0 of *ir* to pc.

JZ - write bits 12 to 0 of *ir* to pc, if the content of *acc* is zero.

Controller Design:

- Controller specify the appropriate control signals for each step
- · Controller of a multi-cycle datapath is designed as a sequential circuit





Multi-Cycle Implementation: Controller design

State 0: IF step:

- pc is applied to memory address input ($i_or_d=0$),
- instruction is read from memory (mem_read=1),
- instruction is written into *ir* (*ir_write=1*),
- pc is incremented by 1 ($src_a=0$, $src_b=1$, $alu_op=00$, $pc_src=1$, $pc_write_uncond=1$).

State 1: give enough time to the controller to decode the instruction,

- no control signal is asserted
- instruction decoding specifies the next state according to the type of the instruction being executed

Next State:

Arithmetic-logical instruction / LDA instruction /STA instruction /JMP instruction /JZ instruction:

Q,

Multi-Cycle Implementation: Controller design

Home Assignment: The implementation of the controller requires a state machine that can be implemented by a one-hot state machine or an encoded machine with three flip-flops.