

1. Systolic array read ready signal
2. Read valid signal from the Register File sequencer
3. Row 0, Matrix Register 1
4. Register File sequence Input
5. Clear signal for scoreboard
6. Valid signal from RF sequence to Systolic Array
7. block: when SYNC_REQ=1, we require all three inputs to come in the same clock cycle

