

Chrome Chain v1 — logical datapath $64 \rightarrow 32 \rightarrow 10$ ternary MLP · bit-serial · plane-major (MSB-first)




Figure 1: Chrome Chain v1 logical datapath ($64 \rightarrow 32 \rightarrow 10$ ternary MLP, bit-serial, plane-major). **Three timing domains:** blue = per-blob write-once arrays (loaded once per model swap), grey = per-cycle serial core (pixel/MAC cadence), amber = per-plane anytime machinery (checkpoint cadence). The bold amber return path (*not done* → *resume plane $k+1$*) is the architectural signature. Dashed green = fuseable zero-skip; dashed purple = conditional scan readback. Every edge carries its bus width; every block names its storage type. Stage-2 (W1) structure is extracted from the RTL; all other blocks are annotated from the v1 spec (Fig. 1, Tables 1–2) and have no RTL yet.