( Lulivie 10 )

## Genevova'ni ko'du: HW za'visle' optimalizace, optimalizace pro instrukcini pipelining

Pipelined proussors

IF RF EX MEM WB

- each functional anix is independent multicycle design
- each lich one instruction recented (ideally)
- pipeline harards
  - 1 instruction needs result of previous one shall

feed - forwarding RF EX - some combinations can still result in shall ly EX HEN add RF EX HEN STALLED

- 2 instruction reordering we must respect data dependencies
  - > read after write
  - 15 write after read
  - D write other wike

Instruction scheduling - create DAG between instructions representing dyendernies

- sorting the graph with any hopological sort is de
  - choring best order is NP-hard problem humistics
- amil instruction that :- does not conflict with previous one
  is likely to conflict
  as for as possible from possible conflict
- -> construct scheduling DAG O(n2)

on some platforms

- emil instructions from candidate link or either NOP or inst satisfying at least last two

Dynamie scheduling

- modern CPUs (some) are scheduling instruction dynamically
  - complex behinique in hardware
- CPU sees only smaller group of instructions
  - sometimes can predict ug. branches better than compiler could

[ Out-of-order & Speculative execution ]