Ex. No.: 4

Date: 17,10.19 Design of Half Adder and Full Adder circuits

Aim: To verify the tenethtreshes of halforder and its corresponding output full adder circuit and its corresponding output in Captch (C15) Apparatus/Tool required:


ORCAD / PSpice simulator - > 7400 Library - 7408, 7432 & 7486 Source Library - Digclock

Simulation Settings: Analysis Type - Time Domain


Run to time: 4ms (for Half Adder) Run to time: 8ms (for Full Adder)

Circuit Diagram:

Half - Adder Circuit



Full - Adder Circuit



Theon:


Half Adder Circuit:

Truth Table

Λ	13	$S = A \oplus B$	C=A.B
0	0	v	0
0	1	1	D
1	0	1	0
1	1	0	١

Model Timing Diagram:

Half - Adder




Full Adder Circuit

Truth Table


A	В	С	S=A⊕B⊕ \$ C	C= (A⊕B).C+A.B
0	0	0	O	0
0	0	1	ı	O
0	1	0	1	0
0	1	1	0	
1	0	0	1	0
1	0	1	0	1
1	1	0	0	
1	1	1	1	1

Model Timing Diagram:

Full - Adder



Procedure:	
Result: 7he helfadder omle experiment performed	fulladder ceremi
and inent performed	in agricultant entent
the truthtable and	its corresponding ontput
have been ven fied.	ne a
Inference:	0,90
	9
6	
Reg. No: 19 BCE 2074 Name: KULN	IR CINGH Date: 17:10.19
Reg. 140: 17 15 Ct 20 441 1	



19BCE2074 , KULVIR SINGH , L51+L52 , 17.10.19

