

Ex. No.: 4

Date: 17.10.19

## Design of Half Adder and Full Adder circuits

Aim: To verify the truth tables of half adder and full adder circuit and its corresponding output wave form in Captch (CIS)

Apparatus/Tool required:

ORCAD / PSpice simulator - > 7400 Library - 7408, 7432 & 7486  
Source Library - Digclock


Simulation Settings: Analysis Type - Time Domain

Run to time: 4ms (for Half Adder)


Run to time: 8ms (for Full Adder)

Circuit Diagram:

### Half - Adder Circuit



### Full - Adder Circuit



Theory:


Half Adder Circuit:

Truth Table

A	B	$S = A \oplus B$	$C = A \cdot B$
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Model Timing Diagram:

Half-Adder




# Full Adder Circuit

Truth Table

A	B	C	$S = A \oplus B \oplus C$	$C = (A \oplus B).C + A.B$
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Model Timing Diagram:

Full - Adder



Procedure:


Result: The halfadder and fulladder circuit experiment performed in capture (CIS), the truth table and its corresponding output have been verified.

Inference:


~~17/10/19~~  
~~Geetika~~

Reg. No: 19BCE2074 Name: KULVIR SINGH Date: 17.10.19





19BCE2074 , KULVIR SINGH , L51+L52 , 17.10.19



19BCE2074, KULVIR SINGH, L51+L52, 17.10.19



