

Experiment No. : 9  
Date : 03 – 06 – 2020

## FLIP-FLOPS

**AIM:**

Implement and Verify the state tables of R-S flip-flop, D Flip-Flop Using NAND and NOR gates.

- a. Determine the logic operation of the flip flops.
- b. Connect and observe the state transition of each flip flops
- c. Create the truth table to derive the Boolean equation
- d. Construct the logic circuit using Altera Quartus II or Logisim.

**EXPERIMENTAL SCENARIO:**

**i) RS Flip flop:**

**Truth Table:**

<b>Clock</b>	<b>S</b>	<b>R</b>	<b>Q(n+1)(Next State)</b>
<b>0</b>	<b>X</b>	<b>X</b>	<b>Q(n)( current state)</b>
<b>1</b>	<b>0</b>	<b>0</b>	<b>Q(n)</b>
<b>1</b>	<b>0</b>	<b>1</b>	<b>0</b>
<b>1</b>	<b>1</b>	<b>0</b>	<b>1</b>
<b>1</b>	<b>1</b>	<b>1</b>	<b>Invalid</b>

**Characteristic table of RS Flip flop:**


$Q_n$	S	R	$Q_N$
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	x
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	x



**\*Here  $Q_N$  represents  $Q(n+1)$  which implies the next state of the flip flop.**



# Boolean Equation:

$$Q(n+1) = S + Q(n)$$

## RTL Viewer







ii) **D flip flop:**

## Truth Table:


Clock	D	$Q_{n+1}$	$(Q_{n+1})'$
0	0	$Q_n$	$Q_n'$
0	1	$Q_n$	$Q_n'$
1	0	0	1
1	1	1	0



## Characteristic Table:

$Q_n$	D	QN
0	0	0
0	1	1
1	0	0
1	1	1


**\*Here QN represents  $Q(n+1)$  which implies the next state of the flip flop.**

## RTL Viewer:









**Boolean Equation:**

$$Q(n) = \text{Clock}(D)$$

$$Q(n+1) = \sim\text{Clock} + \sim D$$

**Conclusion Remarks:** Thus the circuit helps us to see the function of SR Flip flop and D Flip flop.

**Submitted By : Kulvir Singh**

Reg. No: 19BCE2074