C10: matched shared-backend GPU accuracy / service envelope

b4 K512 · Parent K640 · Parent K512

BB144, p=0.006, X; N=32768



BB144, p=0.006, Z; N=32768



BB144, p=0.004, X; N=8192



BB144, p=0.004, Z; N=8192



BB72, p=0.006, X; N=4096



BB72, p=0.006, Z; N=4096



BB72, p=0.004, X; N=1024



BB72, p=0.004, Z; N=1024



SURFACE_D5, p=0.006, X; N=4096



SURFACE_D5, p=0.006, Z; N=4096



SURFACE_D5, p=0.004, X; N=1024



SURFACE_D5, p=0.004, Z; N=1024



Y bars: marginal 95% CP error-rate intervals, not paired tests. X/Z are separate experiments. B128 amortization is not batch1 response.