

Experiment 4

Student Name: Divyanshu Pandey UID: 22BCS10270

Branch: CSE Section/Group: DC-701 A

Semester: 5th Date of Performance:07-08-2024

Subject Name: Computer Networks Subject Code:22CSH-312

1. Aim: Configure and Understand the working of network devices Hub, Switch, Routers

2. Objective: Students will understand working of network devices

3. Software Requirement:

- Processor Any suitable Processor e.g. Celeron
- Main Memory 128 MB RAM
- Hard Disk minimum 20 GB IDE Hard Disk
- Removable Drives–1.44 MB Floppy Disk Drive –52X IDE CD-ROM Drive
- PS/2 HCL Keyboard and Mouse
- **4. Apparatus Used:** Packet Tracer.

5. Theory:

Network devices are hardware components that facilitate communication and data transfer between different devices within a computer network. They play crucial roles in the construction, maintenance, and management of networks, ensuring that data can move efficiently and securely from one point to another.

• **Hub:** A Hub is just a connector that connects the wires coming from different sides. There is no signal processing or regeneration. It is an electronic device that operates only on physical layers of the OSI model. It is also known as a repeater as it transmits signals to every port except the port from where the signal is received. Also, hubs are not that intelligent in communication and processing information for 2nd and 3rd layer.

- **Switch:** Switch is a point to point communication device. It operates at the data link layer of the OSI model. It uses switching table to find out the correct destination. Basically, it is a kind of bridge that provides better connections. It is a kind of device that set up an stop the connections according to the requirements needed at that time. It comes up with many features such as flooding, filtering and frame transmission.
- **Router:** Mesh topology is a network setup where each device is interconnected with every other device in the network. This can be either a full mesh, where every device is connected to every other device, or a partial mesh, where some devices are connected to others, but not all.

6. Procedure:

Step 1: Setting Up the Network &

Open Cisco Packet Tracer.

Step 2: Configuring a Hub Network

- From the device toolbar, drag a hub onto the workspace. The You can find the hub under "Network Devices" > "Hubs." The Drag and drop three or more PCs onto the workspace.
- You can find the PCs under "End Devices."
- Use the "Copper Straight-Through" cable to connect each PC to the hub.
- Click on each PC, select the "FastEthernet" port, and then connect to an available port on the hub.
- Click on each PC, go to the "Desktop" tab, and open the "IP Configuration" tool.
- Assign each PC an IP address in the same subnet (e.g., 192.168.1.2, 192.168.1.3, etc.).
- Use the "Command Prompt" on one of the PCs to ping the other PCs in the network.
- Observe how the hub broadcasts the data to all connected devices.

Step 3: Configuring a Switch Network

- Drag a switch onto the workspace from "Network Devices" > "Switches."


 ↑ Add the same number of PCs as in the hub setup.
- Use the "Copper Straight-Through" cable to connect each PC to the switch.
- Use the same IP addresses as in the hub network.
- Use the "Command Prompt" on one of the PCs to ping the other PCs in the network.
- Observe how the switch only forwards the data to the intended recipient, reducing unnecessary traffic.

Step 4: Configuring a Router Network


- Drag a router onto the workspace from "Network Devices" > "Routers."
- Add two switches to the workspace and connect them to different interfaces on the router.
- Add PCs to each switch, creating two distinct subnets.
- Use the "Copper Straight-Through" cable to connect each PC to the corresponding switch.
- Click on the router, go to the "CLI" tab, and configure the IP addresses for each interface connected to the switches.
- Assign IP addresses to PCs in each subnet (e.g., 192.168.1.2/24 for subnet 1, 192.168.2.2/24 for subnet 2).
- Use the "Command Prompt" on one of the PCs in subnet 1 to ping a PC in subnet 2.
- Observe how the router routes the traffic between the two subnets.

7. Output:


i) Configuring a Hub Network



ii) Configuring a Router Network



iii) Configuring a Switch Network



8. Learning Outcomes:

Understand different network topologies (Star, Bus, Mesh) and their practical applications.

- Gain hands-on experience with network configuration using Cisco Packet Tracer.
- Comprehend the roles and functions of network devices like hubs, switches, and routers.
- Analyze how data is transmitted across various network topologies and devices.
- Develop network design skills for optimizing performance based on specific requirements.
- Enhance problem-solving and troubleshooting skills for network connectivity issues.
- Prepare for advanced networking concepts like VLANs, subnetting, and network security.
- Apply theoretical networking knowledge to real-world scenarios in a simulated environment.
- Understand the difference between broadcasting, switching, and routing in network communication.

RESE!	$\begin{array}{c} AB & \longrightarrow \\ AB & $	40 NCC 39 AD15 38 AD16/53 37 AD18/55 36 AD18/55 37 AD19/56 38 AD18/55 38 AD19/56 39 AD19/56 30 AD19/50 30 AD19
-------	--	--

ADO-AD 15 (Bidirectional)

Address/ Data Bus

2) Low order address Bus; these are multiplexed with data

> When AD lines are used to transmit memory Address, the symbol A is used instead of AD, for example Ao-AIS

> Liken data are transmitted over AD times, the symbol Discused in place of AD, for example Do-D7, D8-D15 or Do-D15.

A16/53, A17/54, A18/55, A19/56

High order Address Bus. These are multiplexed with status signals

- ⇒ BHE/S7 (Bus High Enable)! It is used to enable data onto the most significant half of data Bus, D8-D15. 8-bit device connected to upper half of the data bus use BHE(Active Signal. It is multiplexed with status signal S7.
- What made the Processor is to operate in.
- TEST: TEST I/P is tested by WAIT mestruction. 8086 will enter a Mart state after execution of the WAIT metraction and will resume execution only when the TEST is made low by an active transwere. This is used to synchronize an external activity to the processor internal operation.
- The Service of the Service of the Service of memory that they have completed the data transfer. The signal made available by the devices is synchronized by the 8284 A Clock generator to provide ready Dupout to the 8086.
- PESET: Causes the processor to Immediately terminate its present activity. The signal must be active HIGH for at least four clock cycles.
- DELL: The clock Hp provides the basic timing for processor operation of BUS Control activity. Its an asymmetric square were with 33% duty cycle.

INTR Interrupt Request: This is a triggered Dip. This is Sampled during the last clock cycles of each metraction to determine the avail ability of the register. If any interrupt regist is pending, the processor enters the interrupt acknowledge cycle. 8086 microprocessor Can work m two modes of operation: Mindmum Mode & Maximum Mode > In minimum made of operation > In the maximum made the the microprocessor do not associate 80.86 can work in multi-processor with any co-processors and can or co-processor Configuration. not be used for meropro Multiprocessor system. -> Minimum or Maximum mode operation decided by MN/MX. Minimum mode signals For minimum mode operation, the MN/MX is tied to Vac. 8086 Litzelf generates all the bus control signals. DT/R (Data Transmit/Receive): This is output signed from the processor to control the objection of data flow through the data transceivers. DEN (Data Enable) - This is of signed from the processor used as output enable for the transceivers. ALE (Addre Latel Enable): used to demultiplex the address and data lines using external latches. M/IO; used to differentiate memory access and I/o access. For memory reference metrachens, it is high. For IN & out metructions it is low. WR (write Control signals); This is low whenever processor writer data to memory or I/O port INTA (Interrupt Acknowledge): when the interrupt request is accepted by the processor, the author is low on this line. HOLD: This is Dubut signal to the processor from the Bus masters as a request to great the control of the bus. It is usually used by the DMA Controller to get the Control of the bus. HLDA (Hold Acknowledge): Acknowledge signed by the processor to the bus master requesting the control of the bus through HOLD. The acknowledge is asserted trigh, when the Processor accepts hold.

Maximum Mode Signals:

50, 5, 52 states signels: used by the 8086 bus controller to generate bus timing and control signals. These are decoded as shown. During Maximum made operation, the MN/MX is grounded.

32	5,	50	Madone Gale
0	0	0	Interrupt acknowledge
0	0	1	Read I/o Port
0	1	0	Write No Port
0	1	1 1	Halt
1	0	0	Code access
1	O	1	Read Memory
1	1	0	labite Memory
1	1	1	Passive/Inactive

=> DS., QS, (Queue Status): The Processor provides the Status of Queue in those lines. The Queue status can be used by external device to track the internal status of the Queve To 8086. The output on Qeo and Qs, can be mtexpreted as shown in the table.

QS,	Q S0 1	Queue operation
0	0	No operation
0	1	First byte of an Obcode from Queue
	0	Empty the Quene
1	1	Subsequent byte from Quene

-> RO/GITO, RO/GIT, (Bus Regnest/Bus Grant): These request are used by other local Bus matters to force the processor to release the local bus at the end of the processor's current bus cycle.

-> These PINS are biodirectionel. -> The requests on GiTo will have trigher provinty than GiTi.

> LOCK- > An olp signal activated by the LOCK prefix Inst. prefixed by LOCK.

-> The 8086 output low on the LOCK PIN while executing an Instruction prefixed by Lock to prevent other Bus

masters from gaining control of the system bus.

> when let is low all the interrupts are masked to no HOLD request is granted. In a multiprocessor system all other processors are informed by the signal that they should not ask the CPU for relinquishing the bus cantrol.

Register Organization of 8086

Powerful Set of Register

Greneral purpose Register

Special purpose Register

>> All of them are 16-bit.

> The Greneral Purpose register can be used as either 8-bit or 16-bit registers. They are used for holding data, variables and or for other purpose like counters or for storing for offset address for some particular addressing modes.

> The special purpose registers are used as segment registers, pointers, index registers or as affect registers for particular

addressing medes.

(1) Greneral Data Registers: 8-Pit 8-Pit Ax Registers known as accumulator register that AXIAH

stores operands for ourthmetic operation like divided votate.

Bx Register; This register is mainly used as a CX base register. It holds the starting base location of a memory region within a data segment.

CX Register: It is defined as a Counter. Greneral data registers It is primarily used in loop instruction to store

1000 Counter.

Dx Register: Dx register is used to contain I/o port address for I/o metructions.

(2) Segment Registers: Additional registers called comment registers generate memory address when Combined with other offset address. It contains the starting address or segment address (16-bit) of menony location in a particular segment.

Godle Segment Register: The CS Register is used for addressing a memory location in the cade segment of memory where executable program is stored.

cs Register CS SS Register SS Ds Register DS Es Register segment Register

AL

BL

CL

14

BX

BH

Stack Segment Register: The SS Register used for addressing stack segment of memory which used to store stack data.

Data Segment Register: The data segment register is used to address data segment of memory in which date is resided. Extra Segment Register: The Es register is used to address

Extre segment which is mostly used for string operations