|  |  |
| --- | --- |
| Document information | |
| Info | Content |
| Keywords | Radar, SAF85xx, RFE FW, RFE SW |
| Abstract | Release notes describing release contents, changes, limitations and known issues. |

| Revision history | | |
| --- | --- | --- |
| Rev | Date | Description |
| 0.8.19 | 29 September 2023 | Release Notes for SAF85xx RFE SW EAR 0.8.19 D230929 |
| 0.8.18 | 23 August 2023 | Release Notes for SAF85xx RFE SW EAR 0.8.18 D230823 |
| 0.8.17 | 21 July 2023 | Release Notes for SAF85xx RFE SW CD 0.8.17 D230721 |
| 0.8.16 | 30 June 2023 | Release Notes for SAF85xx RFE SW CD 0.8.16 D230630 |
| 0.8.15 | 28 April 2023 | Release Notes for SAF85xx RFE SW CD 0.8.15 D230428 |
| 0.8.14 | 17 March 2023 | Release Notes for SAF85xx RFE SW EAR 0.8.14 D230317 |
| 0.8.13 | 27 January 2023 | Release Notes for SAF85xx RFE SW CD 0.8.13 D230127 |
| 0.8.12\_HF01 | 17 February 2023 | Release Notes for SAF85xx RFE SW HF01 0.8.12 D230217 |
| 0.8.12 | 16 December 2022 | Release Notes for SAF85xx RFE SW CD 0.8.12 D221216 |
| 0.8.11 | 30 September 2022 | Release Notes for SAF85xx RFE SW CD 0.8.11 D220930 |
| 0.8.10 | 26 August 2022 | Release Notes for SAF85xx RFE SW CD 0.8.10 D220826 |
| 0.8.9 HF1 | 27 July 2022 | Release Notes for SAF85xx RFE SW\_HF01\_0.8.9\_D220727 |
| 0.8.9 | 15 July 2022 | Release Notes for SAF85xx RFE SW CD 0.8.9 D220715 |
| 0.8.8 | 01 July 2022 | Release Notes for SAF85xx RFE SW EAR 0.8.8 D220701 |
| 0.8.7 | 10 June 2022 | Release Notes for SAF85xx RFE SW CD 0.8.7 D220610 |
| 0.8.6 | 24 May 2022 | Release Notes for SAF85xx RFE SW CD 0.8.6 D220524 |
| 0.8.5 | 09 May 2022 | Release Notes for SAF85xx RFE SW CD 0.8.5 D220509 |
| 0.8.4 | 26 April 2022 | Release Notes for SAF85xx RFE SW CD 0.8.4 D220426 |
| 0.8.3 | 08 April 2022 | Release Notes for SAF85xx RFE SW CD 0.8.3 D220408 |
| 0.8.2 | 15 March 2022 | Release Notes for SAF85xx RFE SW CD 0.8.2 D220315 |
| 0.8.1 | 18 February 2022 | Release Notes for SAF85xx RFE SW CD 0.8.1 D2202 |
| 0.8.0 | 28 January 2022 | Release Notes for SAF85xx RFE SW Code Drop 0.8.0 |
| 0.4.2 | 03-December-2021 | SAF85xx RFE SW Documentation Update 0.4.2 |
| 0.4.1 | 05-November-2021 | SAF85xx RFE SW Hot Fix 0.4.1 |
| 0.4 | 15 October 2021 | Initial for SAF85xx RFE SW Code Drop 0.4.0 |
| 0.2 | 30 August 2021 | Draft for SAF85xx RFE SW Code Drop 0.3.0 |
| 0.1 | 28 July 2021 | Draft for SAF85xx RFE SW Code Drop 0.2.0 |

# Introduction

The SAF85xx is an NXP RFCMOS One-chip radar IC integrating mixed signal radar transceiver and radar processing SoC.

SAF85xx RFE SW contains:

* Definition of the RFE Abstract API
* RFE demo control application running on RFE control core
* RFE driver running on RFE control core
* RFE FW running on RFE-M7 core

**Note**: The RFE control core is ARM Cortex-A53 (APP-A53) or ARM Cortex-M7 (APP-M7) as supported by this release.

This document describes the release contents, changes, limitations and known issues.

The *SAF85xx RFE SW Reference Manual* is included in the release, it describes the usage (*User Manual*), the RFE Abstract API, and RFE Driver code and design.

Details on the control of RFE HW using the RFE Abstract API and the RFE parameters can be found in *RM00266 SAF85xx RFE Reference Manual*.

Refer to *SAF85xx\_RFE\_SW\_Release\_Test\_Report.pdf* for details on what is functional\tested in this release.

# Release Contents


This release (code drop) is targeting SAF85xx ES1.1 hardware. This release contains the items as per Table 1 .

Table : Release Contents

| Item | Version |
| --- | --- |
| **Documentation** |  |
| * SAF85xx\_RFE\_SW\_ReleaseNotes.pdf | 0.8.19 |
| * SAF85xx\_RFE\_SW\_Reference\_Manual   + User Manual   + API reference   + RFE Driver code reference   + RFE Driver design reference | 0.8.19 |
| * SAF85xx\_RFE\_SW\_Release\_Test\_Report.pdf | 0.8.19 |
| **RFE firmware (RFE-M7)** |  |
| * DATA and CODE | 0.8.19 |
| **RFE software (APP-A53/APP-M7)** |  |
| * RFE Abstract API | 0.8.19 |
| * RFE Driver   + RFE Abstract API   + RFE configuration   + RFE dynamic table   + RFE command stub   + RFE command client * AUTOSAR RFE Complex Device Driver   + RFE CDD API   + EB tresos Plugin | 0.8.19  0.8.19 |
| * RFE Basic Example App   + S32DS project   + Example RFE Configuration   + T32 boot scripts for RFE FW and APP-A53 /APP-M7 Application * RFE AUTOSAR Basic Example App   + S32DS project   + Example RFE Configuration   T32 boot scripts for RFE FW and APP-A53 /APP-M7 Application | 0.8.19 |
| **Tools** |  |
| * RFE Configuration Tool   + User input example configuration   + Generated example configuration and schedule   + SAF85xx RFE Config Generator User Manual | 0.8.19 |
|  |  |


# SAF85xx RFE SW Release

The release package contains the items depicted in Figure 1.



**Figure 1 Release Content**

### Release Structure

The release is contained in the following folder structure.

**Figure 2 Release Folder Structure**

### Usage Instructions

This release replaces all previous releases.

Please unzip the content of the release to the folder structure as per Figure 2.

Please refer to *SAF85xx\_RFE\_SW\_Reference\_Manual*, chapter *RFE App Basic Example*, on how to use this SW package for integration with APP-A53/APP-M7 Application.

To access RFE SW Reference manual please run: *SAF85XX\_RFE\_SW\_xxxx\_xxxx\docs\SAF85xx\_RFE\_SW\_Reference\_Manual.html*

Notes:

For the product code, NXP strongly recommends using RFE Configuration Tool to generate RFE configurations (that are going to be used in the production software) rather than using the *rfeCfg.h* utility functions to create\modify the configuration BLOB in the code Utility functions are provided for development purposes. For run-time updates of RFE parameters *rfe\_updateParam\rfe\_updatePush()* functions are to be used in the product code.

Also, the same recommendation should be followed for dynamic parameters, the RFE Configuration Tool should be used to create dynamic tables unless run-time updates of dynamic table are required (*rfeDynTbl.c*).

The SAF85xx RFE SW release does not contain the following items to build and run RFE Basic Example Application:

* S32 Design Studio to compile APP-A53/APP-M7 code;
* Trace32 SW (Lauterbach ICD box and license required) for booting RFE FW and RFE Application via JTAG.
* HSE Firmware, APP-A53/APP-M7 application image and RFE FW image can be booted also using (customer) boot application.

# Changes

## Change Log

### SAF85xx RFE SW EAR 0.8.19 D230929

**RFE Documentation**

\* Updated to reflect the 0.8.19 release content.

\* RFE API profiling updated in Software Reference Manual.

**RFE FW**

\* Heart-beat signal updated- Following are the instances when Heart beat signal will be sent from RFE M7

After RFE Sync command is received

At the start of radar cycle.

After R1-faults recovery is successful..

\* Rx Noise floor improvements for gain of 37db with IF frequencies less than 5MHz

RX conversion gain control LUT/Algo updated to optimize VGA1 and VGA2 regarding Noise Figure.

\* Issue related RFE Software entering FuSa fault state post functional reset fixed

Registers used by FIT (Fault Injection Test) were not properly initialized by RFE software in case if it is re-initialized via POR\_B. This was because these uninitialized registers are data-path registers that are not connected POR\_B but connected to power supply-based reset. Now, the RFE software initializes these registers that are connected to power supply based reset before FIT execution, hence resolving the issue related to re-initialization of RFE software.

\* LOIF LDOs must be all enabled in all mode to avoid SOA issue

Level shifters were not properly biased when LDOs are disabled

RFE software will keep the driver, LNA and PA LDOs ON always - with this change the DC current of all active LDOs is less than 14mA

\* FuSa

Issues related to SM19, SM20, SM21, SM22, SM64 and SM86 fixed

FIT2 for SM55 added

For detailed FuSa fault pass list please refer to Section 5

\* Issue related to TxEnable/TxTransmissionEnable fixed




Table 2: TxEnable and TxTransmission Enable

Tx was always enabled if the PR\_Cal\_Enable was enabled. The PR\_cal\_enable signal should have been enabled only during PR calibration and should have been disabled after once the calibration done. Also in the SW, txEnable input should be taken from the xml in sequenceConfig, and not from the transmissionEnable data (which is in the chirpConfig). Table 2 shows the behavior in 0.8.19. Also it is now observed that current drops by roughly 250-300mA when using txEnable = 0 per Tx Channel

**RFE API**

\* Added rfe\_testParam\_copybackConfig\_e to rfe\_testParam\_t to enable the readback of RFE config BLOB from RFE M7 TCM to the memory address which indicated in the parameter. The size of the memory to be allocated should be 1024 bytes. Also this features is for development purposes only

\* rfe\_error.h moved from <Folder>\SAF85xx\_RFE\_SW\_EAR\_0.8.19\_D230929\rfe\rfeDriver\units\rfe\inc to

<Folder>\SAF85xx\_RFE\_SW\_EAR\_0.8.19\_D230929\rfe\rfeDriver\units\rfe\inc\**error**

\* Following new error codes added in rfe\_error\_t enumerated datatypes present in rfe\_error.h

rfe\_error\_api\_configParamCrossCheck\_conflictingIoAssignment

rfe\_error\_api\_configParamCrossCheck\_notSupportedByRfeRole\_e

rfe\_error\_api\_configParamCrossCheck\_conflictingCsi2TxModes\_e

In enumerated data type rfe\_testParam\_t, new entry rfe\_testParam\_copybackConfig\_e added at the bottom

Minor updates made in rfe\_update.h and other files to resolve MISRA warnings

In rfe\_paramUpdate\_t enumerated datatype present in rfe\_types.h a new value rfe\_paramUpdate\_general\_chirpActiveOut\_e has been added to support the Chirp Active GPIO

rfe\_testParam\_enableClockRetuning\_e Deprecated

rfe\_testParam\_enableClockRetuning\_e was provided to enable/disable retuning of the clock PLL to prevent it to go out-of-lock, with default being false. From this release on, the retuning is enabled by Default, no input is required from the control application . This test parameter rfe\_testParam\_enableClockRetuning\_e has been deprecated, the clk pll retuning cannot be controlled using this. In future release this enum will be renamed as rfe\_testParam\_Reserved. To ensure backward compatability this enum is not yet removed

**RFE Configuration**

\* Added new parameter in the General Section for Chirp Active signal that configures IO pins (rfe io 3 and rfe io 5) as indicated in Figure 3. This is an optional parameter and default is zero (none). If not used then this can be skipped in the XML




Figure 3 Chirp Active Signal

**RFE Applications**

\* Adapted the Applications to be compatible with the updated RFE API and Configuration.

### 

### SAF85xx RFE SW EAR 0.8.18 D230823

**RFE Documentation**

\* Updated to reflect the 0.8.18 release content.

\* RFE API profiling updated in Software Reference Manual.

**RFE FW**

\* With ES2 samples, the RX gain has improved by approximately 2dB. Gain compensation programmed in software has been removed from ES1.1 to ES2.

\* Tx Calibration Changes

Profile independent calibration is performed at the center frequency of all the profiles ( previously done at the max frequency of radar cycle)

Profile dependent PA calibration is performed at the center frequency of profile ( previously done at the max frequency) as shown in Figure 4




Figure 4: Figure indicating change in calibration centre frequency

Phase difference is resolved by applying constant value for Buf2B2C for all TX channels

\* FuSa and BIST

At the end of BIST slot rfeFw checks if any single bit error is detected and does a memory refresh to recover from the single bit error in DTCM

When enabled, Heart beat signal will be sent at start of every radar cycle to A53/APP-M7 as an interrupt

For detailed FuSa fault pass list please refer to Section 5

**RFE API**

\* Added rfe\_testParam\_assertErrorNSignal\_e, rfe\_testParam\_deAssertErrorNSignal\_e and rfe\_testParam\_assertHeartBeatSignal\_e to the enumerated data type rfe\_testParam\_t, which can be used in rfe\_testSetParam function

**RFE Configuration**

\* No change from 0.8.17 release

**RFE Applications**

**\*** RFE CDD updated to enable AUTOSAR 21.11 integration

\* Adapted the Applications to be compatible with the updated RFE API and Configuration.

\* Common folder structure implemented across example apps.

\* Example apps and RFE Driver are compatible with GHS Compiler version GHS MULTI 7.1.6d COMPILER 2021.1.4.

### SAF85xx RFE SW CD 0.8.17 D230721

**RFE Documentation**

\* Updated to reflect the 0.8.17 release content.

\* RFE API profiling detailed and updated (profiling of API from RFE Driver code as measured from APP-A53).

**RFE FW**

\* 38 GHz Improvement

LOI buffer activation is modified be done close to the start of the chirp sequence as possible.

\* FuSa and BIST

FuSa and BIST enabled. For detailed FuSa fault list please refer to Section 5

**RFE API**

\* Added rfe\_state\_waitingForCalibration\_e item to rfe\_state\_t (at the end) to implement Cascading use cases:

\* New enumerated data type rfe\_role\_t introduced with rfe\_role\_standalone\_e, rfe\_role\_leader\_e and rfe\_role\_follower\_e

\* In rfe\_state\_t enumerated present in rfe\_types.h the enumerated data rfe\_state\_testContinuousWaveTransmission\_e has been renamed to rfe\_state\_continuousWaveTransmission\_e

\* In enumerated data type present in rfe\_types.h added new value rfe\_chirpProfileIndex\_bist\_e at the end

\* In rfe\_types.h, RFE\_DATA\_OUT\_DEST\_WDMA added to enable data output over WDMA for cascading use case

\* rfe\_testContinuousWaveTransmissionStart() moved from rfe\_error.h to rfe.h and renamed to

rfe\_continuousWaveTransmissionStart()

\* rfe\_testContinuousWaveTransmissionStop() moved from rfe\_error.h to rfe.h and renamed to

rfe\_continuousWaveTransmissionStop()


\* In rfe\_type.h rfe\_gpio\_t has been renamed as rfe\_io\_t and here the default value is changed from rfe\_gpio\_none\_e (value 8) to rfe\_io\_none\_e (value 0) as shown in Figure 5. Please note only this change is not backward compatible.

Figure 5: Modification in enumerated parameter

**RFE Configuration**

\* Added configuration for CSI2 Pin Swap especially for LiP

\* RFE Config parameter modifications in general section

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| Parameter Name | New Name | New Type Name | New Range | New Default in XML |
| radarCycleStartIoOut | radarCycleStartIoOutradarCycleStartIoOut | rfe\_io\_t | rfeIo0-rfeIo7/none | none |
| chirpSequenceActiveSignalGpio | chirpSequenceActiveIoOut | rfe\_io\_t | rfeIo0-rfeIo7/none | none |
| pdcDecimationFilter | pdcDecimationFilter | rfe\_pdcDecimationFilter\_t | narrow/steepNarrow/real | steepNarrow |
| dataOutDest | dataOutDest | rfe\_dataOutDest\_t | Add following bit to bit mask: RFE\_DATA\_OUT\_DEST\_WDMA | RFE\_DATA\_OUT\_DEST\_PACKET\_PROCESSOR |

Important note: Except for name change (GPIO -> IO), this implementation is backwards compatible

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| Parameter Name | Type | Size | Range | Defautl Value |
| radarCycleStartIoIn | rfe\_io\_t | 1 byte | none/rfeIo0-rfeIo7/gmac | None |
| cascadingTriggerIo | rfe\_io\_t | 1 byte | none/rfeIo0-rfeIo7 | None |
| loifOutputPower | int8\_t | 1 byte | -3 to 6 dBm (1 dB resolution) | 3dbm |
| wdmaOutputBufferAddress | sysMemAddress | 4 bytes | 0,0x33E8000-0x341FFFFF | 0x33E80000 |
| wdmaOutputBufferSizePerRx | uint32\_t | 4 bytes | 0-4194304 | 65536 |
| csi2TxDataRate | rfe\_csi2TxMode\_t | 1 byte | adcDataRate/320/640/1280/2560Mbps | adcDataRate |

Important note: This implementation is backwards compatible

**RFE Applications**

\* Adapted the Applications to be compatible with the updated RFE API and Configuration.

\* Restructured the rfeDrivers folder to avoid duplication and bring in more commonality across example apps.

Refer to RFE SW Reference Manual for the details.

### SAF85xx RFE SW CD 0.8.16 D230630

**RFE Documentation**

\* Updated to reflect the 0.8.16 release content.

\* RFE API profiling detailed and updated (profiling of API from RFE Driver code as measured from APP-A53).


**RFE FW**

\* ES2 Changes

Current firmware adapted according to the ES2 changes. This release is no longer backward compatible with ES1.1 hardware.

\* FuSa and BIST

In the current release FuSa and BIST are disabled and not supported. All FuSa faults need to be masked in the configuration and also the BIST interval should be set to none.

\* A new variable added to the reserved space of RFE Sync area. Variable required for cascading. RFE Sync Area have to be zero-initialized including non-used partition..

**RFE API**

\* New API *rfe\_configureInterrupt()* added to allow RFE Driver to be used with RFE Firmware interrupt support.

\* With ES2, LLDO 0.9 v safety monitor from RFE digital reports fault(s) directly to RTS FCCU instead of RFE FCCU. As a consequence, two FuSa faults, fuSaFault\_R2\_sm41\_ov\_ldo\_dig and fuSaFault\_R2\_sm41\_uv\_ldo\_dig are removed from FuSa fault list. FuSa fault count has been reduced from 14 to 12 in rfe\_error.h.

\* Enumerated value added to rfe\_effectiveSamplingFrequency\_t enumerated data type in Chirp Profile Section.

**RFE Configuration**

\* Enumerated value added to rfe\_effectiveSamplingFrequency\_t enumerated data type in Chirp Profile Section. Table 3 section sizes shown below:

|  |  |  |  |
| --- | --- | --- | --- |
| Section | Amount | Size in release 0.8.15  (in bytes) | New size as per release 0.8.16 (in bytes) |
| metadata | 1 | 5 | 8 |
| general | 1 | 11 | 44 |
| monitorAndSafety | 1 | 149 | 164 |
| radarCycle | 1 | 55 | 72 |
| chirpSequence | 8 | 26 | 36 |
| chirpProfile | 8 | 38 | 56 |

Table 3: Updated section sizes as per the new configuration

\* RFE Config Tool adapted to support 1kB rfeCfg Structure.

\* Fast-Reset Duration and Delay are moved from ChirpSequence Section to Profile Section. Fast-Reset Enable remains to be at chirp sequence level.

**RFE Applications**

\* Adapted the Applications to be compatible with ES2 along with modifications in CMM scripts.

\* Additional Example application added to demonstrate the interrupt feature.

\* Restructured the rfeDrivers folder to avoid duplication and bring in more commonality across example apps.

Refer to RFE SW Reference Manual for the details.

### SAF85xx RFE SW CD 0.8.15 D230428

**RFE Documentation**

\* Updated to reflect the 0.8.15 release content.

\* RFE API profiling detailed and updated (profiling of API from RFE Driver code as measured from APP-A53).

**RFE FW**

\* FuSa Update

Following Fit 2 Added

SM54\_CHIRPPLL\_RMS VCO Detector + Amplitude Monitor​

SM62\_TE\_LOCKSTEP​

SM64\_ATB-ADC + SW​

SM92\_RFE\_M7\_CORE\_SWT​

Safety Mechanisms validated (refer to section 5 for the list of validated FuSa Faults)

SM98, SM204 added

\* Updated RFE Init Error Codes

Power-up and initialization of RFE is done autonomously without RFE Abstract API control. During this stage RFE is self-starting the RFE FW which will power-up and initialize all the modules. The master clock generator (CLk PLL) will be started. ​Upon CLK PLL lock, 0xC0DE0001 is written to RFE Sync Shared memory region (0x33fffff4). ​

In case of error, 0xC0DE<internalCode> is written instead, where internalCode =​

0x10A1 => wrong 0.9[V] supply​

0x10A2 => lack of\unstable XO​

0x10A3 => wrong Clock PLL supply derrived from 0.9[V]​

0x10A4 => CLK PLL not locked​

Refer to RFE SW Reference Manual for the details.

**RFE API**

\* No Change

**RFE Configuration**

\* No Change.

**RFE Applications**

\* No change except version updates.

### SAF85xx RFE SW EAR 0.8.14 D230317

**RFE Documentation**

\* Updated to reflect the 0.8.14 release content.

\* RFE API profiling detailed and updated (profiling of API from RFE Driver code as measured from APP-A53).

**RFE FW**

\* FuSa Update

4 FIT2 Tests added

2x SW Register CRC (SM68, SM69),

1x HW Register CRC (SM94) and

1x FTTI WDT (SM63)

R1 auto recovery mode added - One config element "recovery mode" is introduced to rfe config to enable\disable automatic recovery when radar cycle is executed in autonomous mode

Because safety monitor sm42 was not a real safety mechanism, it has been removed. As a consequence, two safety faults have been removed from the faults list.

MCGEN/ADPLL registers integrity check - During RFE Init MCGEN/ADPLL SW configured registers are read back to check the integrity. Error in register integrity will be reports as initialization error (internal error can be read out)

Safety Mechanisms validated (refer to section 5 for the list of validated FuSa Faults)

Migrated to Arm Compiler for Embedded FuSa 6.16.2 LTS.

\* di/dt

GLDO2 undershoot during PLL calibration and recalibration solved

\* Fix for sporadic spurs on 5MHz and 10MHz 1st FFT (range) bins (fix same as in 0.8.12 HF01)

\* Memory synchronization barriers (DSB) for race condition avoidance.

\* BIST Power Management added (as per 0.8.13 debug)

\* In RFE AUTOSAR CDD Driver, EB tresos plug added for importing in  EB tresos Studio (S32 Design Studio configurator is not supported for RFE CDD)

\* LiP support

\* CMD Client \ Server optimized for speed

\* PR Calibration issue resolved

Functional reset executed during every PR Calibration

Functional reset in Power ON executed only if Re-Calibration scheduled

Refer to RFE SW Reference Manual for the details.

**RFE API**

\* In rfe\_error.h, RFE\_FUSA\_R1\_FAULT\_COUNT\_MAX reduced from 79 to 77

\* In rfe\_error.h in the enumeration rfe\_fuSaFault\_t, faults rfe\_fuSaFault\_R1\_sm42\_dc\_det\_low\_mcgen\_e and rfe\_fuSaFault\_R1\_sm42\_dc\_det\_high\_mcgen\_e have been removed

\* In rfe\_types.h in the enumeration rfe\_bistInterval\_t, rfe\_bistInterval\_none\_e added indicating not to perform BIST in the radar cycle.

\* In rfe\_types.h under enumeration rfe\_paramUpdate\_t, new enumeration rfe\_paramUpdate\_monitorAndSafety\_autoErrorRecoveryMode\_e added for R1 auto recovery mode.

**RFE Configuration**

\* FuSa updates

- Two faults removed

- Byte count remains the same but the masks are adjusted to reflect the removal of SM42

- R1 Error recovery mode “errorRecovery mode” added.

Refer to RFE SW Reference Manual on detailed speciation of RFE BLOB.

**RFE Applications**

\* Restructured the rfeDrivers folder to avoid duplication and bring in more commonality across example apps.

\* In RFE AUTOSAR CDD Driver, EB tresos plug in added so that the CDD can be imported in EB tresos Studio

### SAF85xx RFE SW CD 0.8.13 D230127

**RFE Documentation**

\* Updated to reflect the 0.8.13 release content.

\* RFE API profiling detailed and updated (profiling of API from RFE Driver code as measured from APP-A53).

**RFE FW**

\* Calibration

ATB-ADC SE (Single Ended) Trimming

Chirp PLL Loop Filter Bandwidth Calibration (Chirp PLL is also validated for 4GHz Now), refer to RFE SW reference Manual for details on how to set center frequency and select VCO in reference to this calibration.

Tx Pout Real Time Monitor (RTM) Calibration

\* FuSa Update

During RFE Initialization (FIT1), HW Fault Injection Tests are executed

Safety Mechanisms validated (refer to section 5 for the list of validated FuSa Faults)

R1 Recovery introduced

\* BIST

RX BIST added (Refer to the RFE BIST section of RFE SW Reference Manual for the details)

CRC BIST added (Refer to the RFE BIST section of RFE SW Reference Manual for the details)

\* RFE Initialization errors reported via RFE Sync area, the errors can be read via *rfe\_testGetInternalError* function.

\* Datapath bit width autoconfiguration

RFE Configure general::pdcBitwidth parameter

- Datapath can be set to 12 \ 14 \ 16 bit independently from Calibrations and BIST

- Calibration and BIST will use 16bit regardless the data path bit width setting in RFE Configure

\* RFE Software Secure Boot

Release package contains encrypted binaries of RFE FW which can be used for secure boot using HSE Firmware (refer to HSE documentation)

\* Large Dynamic Tables

\* RFE Driver: ported to on App-M7 Bare Metal

\* RFE CDD Driver: ported to App-M7 Bare Metal

\* Use of separate VCs per profiles enabled

Refer to RFE SW Reference Manual for the details.

**RFE API**

\* In the void rfe\_getFuSaFaults(uint8\_t \*pFuSaR1R2FaultList, RFE\_ERROR\_FUNCTION\_PARAMETER) message in the pay load has changed due to changes in FuSa fault flags. Refer to RFE SW Reference Manual (CMD\_RSP\_Format.pdf) for more details

\* In the function void rfe\_getFuSaFaultStatistics(uint16\_t \*pR1FaultPromotedToR2, rfe\_radarCycleCount\_t \*pRadarCycleCount, uint8\_t \*pFuSaR1FaultCountList, RFE\_ERROR\_FUNCTION\_PARAMETER); message in the pay load has changed due to changes in FuSa fault flags. Refer to RFE SW Reference Manual (CMD\_RSP\_Format.pdf) for more details

**RFE Configuration**

\* FuSa updates

- FuSa fault flag list extended to reflect additional safety mechanism, see t in rfe\_error.h

- RFE configuration BLOB fusaFaultMask unit8\_t[RFE\_FUSA\_R1\_R2\_MASK\_UNMASK\_FAULT\_BYTE\_COUNT ] set to 12 bytes

\* Calibration and BIST updates

- RFE Configuration BLOB format changed select the transmitters for which BIST will be performed. txSelectForTxBist changed from unit32\_t to rfe\_txSelect\_t

- RFE Configuration BLOB, TX peak power detector threshold ( power in the steps of 0.1 [dBm] ) txPpdThreshold changed to int16\_t[RFE\_CHIRP\_PROFILES\_MAX], with min of -90 and max of 150

Refer to RFE SW Reference Manual on detailed specification of RFE BLOB.

**RFE Applications**

\* SoC drivers are added in /rfe/rfeDriver/ folder.

\* rfeAppAutosarBasicExample32 added for demonstrating use of AUTOSAR complex device driver (CDD) RFE Driver on bare metal APP-M7

### SAF85xx RFE SW 0.8.12 HF01 D230217

**RFE Documentation**

\* Updated to reflect the 0.8.12\_HF release content.

**RFE FW**

\* Specific fix for sporadic spurs on 5MHz and 10MHz 1st FFT (range) bins on to top of 0.8.12 release

### SAF85xx RFE SW CD 0.8.12 D221216

**RFE Documentation**

\* Updated to reflect the 0.8.12 release content.

\* RFE API profiling updated (profiling of API from RFE Driver code as measured from APP-A53).

**RFE FW**

\* Supports only SAF85xx ES1.1 A1-E5-T2MF

\* ADPLL retune timing violation solved

\* di\dt

- di\dt for the end of the first chirp sequence with re-calibration enabled has been improved.

- GLDO2 voltage undershoot occurring during param update has been solved

- GLDO2 voltage drop to 0.9V occurring between chirp sequences has been solved

- GLDO2 voltage undershoot occurring between chirp sequences with different TX Pout settings has been solved

\* Calibration strategy Changed back to 0.8.10. All profiles present in configuration file are calibrated during configuration and visible in spectrum, only used profiles calibrated at rec-calibration.

\* Chirp PLL loop bandwidth updated for 4GHz VCO

\* RX IF Calibration based on feedback loop is introduced, calibration sets the RX IF to meet targets (LPF, HFP, Rx Gain) for process corners.

*Note:*

*RX IF Calibration procedure requires always 16 bits data path, that is pdcBitwidth = rfe\_pdcBitwidth\_16bit\_e.*

*RX IF Calibration is called by rfe\_configure() only, see RFE Abstract API.  Note that, RX IF Calibration is not called during Recalibration.*

*In case the radar application is using 14 bit or 12 bit samples during radar data acquisition the following procedure must always be followed:*

*- the PDC bit width (data path) must be set to 16 bit in the RFE configuration file for the first RX IF Calibration.*

*- pdcBitwidth must be set to 12 bit or 14 bit directly after calling rfe\_configure(). Use rfe\_updateParam()to update pdcBitwidth.*

*- pdcBitwidth must be set to 16 bit just before calling rfe\_configure(). Use rfe\_updateParam()to update pdcBitwidth.*

\* TX Pout accuracy improved across temperatures to meet +\-0.5dB.

\* During power down mode, supply of Chirp PLL, PDC and ADC hardware is switched off reducing power dissipation

- extra power state introduced for PDC\ADC power management

see RFE Power Management Control chapter of RFE SW Reference Manual for the details.

\* Dynamic power management (DPM) implemented: RFE FW powers down hardware autonomously, depending on idle time windows between chirp sequences, time windows are function of user configuration for radar timing.

\* FuSa updates:

- faults validated as per pass list

- RFE ERROR\_N is de-asserted after RFE initialization, after rfe\_sync().

*Note: To clear RFE ERROR\_N Main FCCU should be cleared after RFE FW is up, or Main FCCU RFE ERROR\_N input (NCF[118]) should be programmed to hardware recoverable fault so it is automatically cleared upon RFE ERROR\_N desertion, to start further monitoring.*

\* BIST updates

The following RFE BIST tests are present

- ChirpPLL LLDO monitoring

- TX12\23\34 phase difference monitoring

- TX1\2\3\4 phase step monitoring

Refer to RFE SW Reference Manual for the details.

**RFE API**

\* The rfe\_getBistZeroHourReferenceData() function parameter types changed to reflect signed format for zero hour references. Several parameters used in CMD message changed from unsigned into signed types, refer to RFE SW Reference Manual for details. This update has no effect on the CMD message structure.

The RFE FW performs the TX phase difference, RX phase difference and RX gain difference measurements only if the corresponding fault bits are unmasked in the config BLOB.

\* uint32\_t rfe\_testGetInternalError() function added.

**RFE Configuration**

\* FuSa updates

- FuSa fault list extended to reflect individual BIST faults, see t in rfe\_error.h

- Number of PPD thresholds is equal to number of profiles (8). In earlier releases, the number of PPD thresholds is equal to number of Tx (4).

\* BIST updates

- RFE Configuration BLOB format changed to reflect signed format for zeroHourReferences

Refer to RFE SW Reference Manual on detailed speciation of RFE BLOB.

### SAF85xx RFE SW CD 0.8.11 D220930

**RFE FW**

\* ChirpPLL VCO (AAFC) Calibration longer lock time, causing RF stop at cold, is solved.


### SAF85xx RFE SW CD 0.8.10 D220826


**RFE Documentation**

\* included update of Functional Safety and BIST API.

\* added the new state “start offset” in the RADAR cycle state diagram.


**RFE FW**

\* di/dt at cold temperature during ‘configuration calibration’.

\* di/dt at hot temperature during ‘configuration calibration’.

\* GLDO undershoots are generally not signaled as di\dt on NXP board\test set-ups, so it is not possible to have automated full-proof di\dt release tests. Instead error prone manual inspection of waveforms has to be done which in nature cannot be exhaustive as limited wave-forms can only be inspected

\* Tx power accuracy improved compared to 0.8.9HF.

\* ADC dither updated to remove spurious

\* Occupied Bandwidth (OBW): visible only for in-band per defined frequencies;

\* Calibration phase in a RADAR cycle excludes chirp profiles not used in current RADAR cycle actually. Calibration phase in a RADAR cycle includes transmitters having Tx transmission enabled in one or more chirp profiles in current RADAR cycle.

**RFE API**

\* The function

- uint8\_t rfe\_getFuSaErrors( rfe\_fusaError\_t \*pFusaErrorList,

uint8\_t listLength, uint32\_t \*pFwInternalErrorCode);

is changed to

void rfe\_getFuSaFaults( uint8\_t \*pFuSaR1R2FaultList )

\* New Functional Safety and BIST API functions.:

- void rfe\_getFuSaFaultStatistics( uint16\_t \*pR1FaultPromotedToR2, rfe\_radarCycleCount\_t \*pRadarCycleCount, uint8\_t \*pFuSaR1FaultCountList );

- void rfe\_getBistZeroHourReferenceData( rfe\_txBistZeroHourRefData\_t \*pTxReferenceData, rfe\_rxBistZeroHourRefData\_t \*pRxReferenceData );

\* Many error types are updated in rfe\_error.h.

\* FuSa faults masking\unmasking removed from rfe\_testSetParam().

\* FuSa faults masking\unmasking added to RFE Configuration data structure.

\* The function rfe\_updateParam() extended with functions for the newly added RFE parameters

**RFE Configuration**

\* FuSa related changes

- PdcClipping renamed to AdcClipping

\* Parameters added for FuSa \ BIST, rfeCfg\_param\_t adapted:

- thresholdValueToPromoteR1Faults

- zeroHourReferenceForTxPhaseDiff

- txPhaseDiffThresholdTolerance

- txPhaseStepThresholdTolerance

- txPowerLevelForBist

- txFrequencyForBist

- rxFrequencyForBist

- zeroHourReferenceForRxPhaseDiff

- rxPhaseDiffThresholdTolerance

- zeroHourReferenceForRxGainDiff

- rxGainDiffThresholdTolerance

- injectTestToneBeforeLna

- txPpdThreshold

- fuSaFaultMask

\* API upgraded with “Start time offset for first chirp sequence in RADAR cycle”; Parameter added for chirp sequence 0 start time offset

- chirpSequenceStartTimeOffset[0]

\* Utility functions for access to the above parameters added

**RFE Configuration Tool**

\* Updated for Functional Safety and BIST parameters in RFE Config.

\* Updated for “Start time offset for first chirp sequence in RADAR cycle”.

**RFE Driver**

\* Adapted to support Functional Safety and BIST changes.

**RFE Applications**

\* rfeAppBasicExample32 adapted for Functional Safety and BIST API changes

### SAF85xx\_RFE\_SW\_HF01\_0.8.9\_D220727

**RFE FW**

\* Large di\dt jumps caused by PA Enable during Calibration are resolved.

\* Notch Filter setting in combination with dynamic table required time out increase.

### SAF85xx RFE SW CD 0.8.9 D220715

**RFE Documentation**

\* Updated to reflect 0.8.9 changes: DC Filter RFE configuration settings.

\* DC Filter settings explained: coefficient calculation for a required corner frequency

**RFE FW**

\* DC Filter settings added per chirp sequence instead of static\global setting

\* TX PR Calibration\ReCalibration enabled

\* Maximum time for Calibrations is set in RFE FW. When maximum time is elapsed and calibration did not finish in time, an error is reported via RFE SW error.

\* di\dt reduced

- in general within specification of 0.7 [A]/[us], as measured on NXP WG4.1 boards

- in rare cases di\dt is above specification at 0.8-0.9 [A]/[us] maximum

\* Internal SPI access set at 80MHz (as validated) to compensate for di\dt related calibration time increase.

**RFE Configuration Tool**

\* Updated for DC Filter setting per chirp sequence

\* RFE Configuration tool Reference Manual updated accordingly

**RFE Applications**

\* APP-A53 SoC drivers are moved out from /rfe/rfeDriver/rfeAppBasicExample32/ to a separate /rfe/rfeDriver/a53drivers/ folder.

### SAF85xx RFE SW EAR 0.8.8 D220701

**RFE Documentation**

\* Updated to reflect 0.8.8 changes: Dynamic Tables (frequency drift), Frequency Drift documented.

**RFE FW**

\* Static Frequency drift supported, using RFE Configuration (parameter was present already)

\* Dynamic Frequency drift supported, using Dynamic Table

\* All Calibrations and Recalibrations supported

- except for TX PR Calibration and TX PR Re-Calibration

\* Partial updates of Dynamic Tables supported during param update

*Note: Radar cycle timing adapted in RFE FW FSM: chirp sequences offset (start) time increased, use RFE config tool to adapt radar application*

**RFE Configuration Tool**

\* Updated for Dynamic Tables frequency drift support: chirpFrequencyDrift parameter added

\* Updated for Dynamic Tables removing settle time support settleTimeTicks parameter removed

\* RFE Configuration tool Reference Manual updated accordingly

**RFE Driver**

\* RFE Driver implemented as AUTOSAR CDD driver, as a layer on top of existing bare metal RFE Driver, supports AUTOSAR version 4.4

\* RFE Driver supports both AUTOSAR and Bare Metal

### SAF85xx RFE SW CD 0.8.7 D220610

**RFE Documentation**

\* Updated to reflect 0.8.7 changes: API (Tx power), Radar Cycle FSM (power down mode)

**RFE FW**

\* di\dt issue solved

- limitation exists when RFE configuration uses different power levels per chirp sequences of the same radar cycle, to overcome it:

i. use RFE configurations with single power level for all chirp sequences in a given radar cycle and

a. at run-time reconfigure RFE using rfe\_configure() for a new radar cycle which uses different power

b. at design-time use different application images per power level used

\* far-away objects attenuation issue present in previous releases solved

\* FFT noise improved at full temperature range

\* Power down mode replacing standby power mode during sensor idle introduced

- radar cycle timing modified, use RFE Configuration Tool to adapt application timing accordingly.

\* Tx Power read out introduced, Tx power range and power step adjusted

\* Tx1 and Tx4 Calibration improved

\* RFE FW tested on ES1.1 (A1MF)

**RFE API**

\* Tx Power read out for each transmitter and each profile introduced in rfe\_monitorRead()

- rfe\_monitorValues\_t extended with

int16\_t txPower[RFE\_CHIRP\_PROFILES\_MAX][RFE\_TX\_COUNT];

RFE Abstract API change is backwards compatible with new functionality extended.

**RFE Configuration**

\* in chirpProfile section Tx power range adjusted

txPower | uint8\_t | 0 | 255

changed to

txPower | int16\_t | -90 | 150

**RFE Configuration Tool**

\* Updated for Tx power range adjustment

**RFE Driver**

\* RFE stub

- txPower introduced in rfe\_monitorRead()

see that this change does not change the RFE Command-Response message format, however the content can carry Tx Power read out request (command) and valued (response).

**RFE Applications**

\* rfe configuration updated to new format for Tx power range adjustment

\* Aurora PLL setting adjusted to avoid unlock at temperature testing

### SAF85xx RFE SW CD 0.8.6 D220524

**RFE FW**

\* No object detected by some chirp sequences in multiple chirp sequence solved. RX IF calibration is performed also for profiles with highest frequency, this problem caused a profile with the highest frequency to work incorrectly.

\* Documenting start time offset for first chirp sequence, first chirp sequence offset is calculated by RFE Configuration timing tool, see below.

\* Documenting rfe\_dataOutConfig\_t, rfe\_virtualChannel\_t RFE configuration parameters and their relation to packet processor.

**RFE Configuration Tool**

\* Radar cycle timing calculation added and integrated with RFE Configuration Tool

\* RFE Configuration Tool Reference Manual updated adding description of timing calculation tool

### SAF85xx RFE SW CD 0.8.5 D220509

**RFE FW**

\* Observed ChirpPLL Bandwidth is reduced in case of multi-profile multi-chirp sequences use cases (ChirpPLL overshoot of Treset is reduced).

\* Center Frequency is set properly for the first chirp of second and all consecutive chirp sequences in radar cycle

\* CLK PLL re-tune stable, can be used for temperature testing

- phase shift caused by re-tune as reported in 0.8.4 solved

\* RFE SW tested on E5 samples

- booting via JTAG, secure booting will be supported at later date

### SAF85xx RFE SW CD 0.8.4 D220426

**RFE FW**

\* Tx Calibrations (update)

- di\dt during TX Pout Calibration is reduced via current limiter to 2.7 [A]

- Tx Power is degraded when Tx Re-calibration is enabled, NXP recommends it to disable Tx Re-calibration.

Note: Tx Re-Calibration does not exceed the re-calibration budget.

\* CLK PLL Re-Calibration [by default disabled] added to avoid temperature dependent CLK PLL unlock situation.

- performed every radar cycle during Power On state of every chirp sequence in radar cycle

i. CLK PLL re-calibration does not change internal radar cycle timing as it uses time dedicated to Power-On phase

- performed every 50[ms] in command idle state when radar cycle is inactive.

i. Note that an RFE API command can be delayed by 1[ms] in command idle when it is issued during ADPLL Re-calibration action; this is not the case when radar cycle is running

ii. 1[ms] time is fixed time outside of radar cycle when RFE FW is busy.

\* RX IF programming enabled

- RX IF (HPF, LPF, Gain) can be programmed via API with full range for these parameters, refer to RFE reference Manual for the ranges supported

**RFE API**

\* CLK PLL ReCalibration control added

- CLK PLL Re-calibration is disabled by default. It can be disabled\enabled by test parameter rfe\_testParam\_enableClockRetuning\_e in function rfe\_testSetParam(), refer to RFE SW Reference manual, example to enable CLK PLL Re-Calibration:

rfe\_testSetParam( rfe\_testParam\_enableClockRetuning\_e, true, RFE\_ERROR\_FUNCTION\_ARGUMENT )

This RFE Abstract API change is backwards compatible, no adaptations to application code are required to integrate this API

### SAF85xx RFE SW CD 0.8.3 D220408

**RFE FW**

\* Tx Calibrations (initial version) added

- to Configuration Calibration phase

- to Re-Calibration phase

- Pout can be set via RFE API

- Tx Calibrations include

i. LOI Tx Calibration

ii. Tx LOx2 Calibration

iii. Tx Buffer2a Calibration

iv. Tx Buffer2b2c Calibration

v. Tx PA Calibration

\* Chirp PLL (VCO) calibration added

- to Re-Calibration phase

- is present in Configuration phase since v0.8.0

\* T0-T2 OTP trimming supported

\* RFE parameter update enabled (rfe\_update<name>() APIs)

\* RFE FW image fixed size

- CODE, DATA files 128KB and 32KB respectively.

**RFE Applications**

\* Basic example application: SAF85xx SoC configuration (clocking, devices) added

### SAF85xx RFE SW CD 0.8.2 D220315

Release structure aligned to common NXP release structure and naming.

**RFE Documentation**

\* Radar Cycle FSM and Radar Cycle timing updated

**RFE FW**

\* Tx Toggle disable is functional for multi-profile case

\* Radar cycle timing optimized allowing use of shorter chirp offset times

\* Tdwell +Tsettle limit decreased to 2 [µs], this limit applies only when dynamic tables are used

\* Attenuation of faraway objects for positive slope chirps solved

**RFE API**

\* New API error defined when unconfigured Dynamic Table is sent to RFE FW

### SAF85xx RFE SW CD 0.8.1 D2202

Release structure aligned to common NXP release structure and naming.

**RFE Documentation**

\* CRC description improved (CRC is calculated whole command response buffer)

\* rfe\_sync() diagram improved

**RFE FW** added

\* CSI2 output enabled: 1280 and 2560 Mbps

\* OTP trimming supported

- trimming parameters read from OTP when present, otherwise defaults used (T0 trimming)

\* Dynamic programming using dynamic table

- Tx Phase Rotation (DDMA)

- CIT

- Multi mode (multiple profiles per chirp sequence)

\* Multiple chirp sequences per radar cycle

\* Single mode chirp sequences (one profile)

\* Multiple mode chirp sequences: (multiple profile)

- using static using rfe\_config

- using dynamic using dynamic table

\* Chirps

- Fixed TX setting

a. Tx power at 1.4 [V]

b. not calibrated

c. profiles 0 to 7 use the same fixed setting

- Fixed RX settings

a. gain at 46 [dB]

b. HPF at 800 [kHz]

c. LPF 25 [MHz]

d. not calibrated

e. profiles 0 to 7 use the same fixed setting

**RFE API** updated

\* *rfe\_getFuSaErrors()* can also be called in *radarCycleIdle* state

\* 2 new API errors defined

**RFE Configuration Parameters**

\* no change

**RFE Driver**

\* no change

**RFE Applications**

\* added support for printf()

\* example extended to temperature monitors read outs, FuSa error masking, test params

**RFE Configuration Tool**

\* no change

### SAF85xx RFE SW Release CD 0.8.0

**RFE FW** added

\* CODE and DATA binary files included

**RFE API** updated

\* *void rfe\_init()* renamedto *void rfe\_sync()* to better reflect the functionality

\* uint8\_t *rfe\_getFuSaErrors*( rfe\_fusaError\_t \*pFusaErrorList, uint8\_t listLength, uint32\_t \*pFwInternalErrorCode ) replaces rfe\_error\_t rfe\_getError()

\* *rfe\_getVersion()* extended with RFE FW and HW version

\* error codes extended with FuSa errors (rfe\_errors.h)

\* test accessor functions added (rfe\_test.h) to reflect extend test parameters *rfe\_testSetParam\_keepTxTransmissionEnabled()*, *rfe\_testSetParam\_chirpPllTestPinEnable()*, *rfe\_testSetParam\_maskError()*, *rfe\_testSetParam\_unmaskError()*

\* all parameters that can be updated are supported by *rfe\_updateParam()* (rfe\_update.h)

\* rfe types adapted to reflect adapted rfe configurations and extended function returns and extension of parameter that can be updated (rfe\_types.h)

**RFE Configuration**

\* utility\development functions adapted for changes in rfe parameters (*rfeCfg.h*).

**RFE Parameters**

\* meta data section

- extended with major, minor, and patch versions parameters for RFE SW

\* general section

- *dynamicPowerControlMode* parameter removed, not supported by RFE HW

- *jumpbackTimeTicks* moved in from profile section, not available per profile

- *chirpActiveSignalConfig* renamed to *chirpSequenceActiveSignalGpio* to better reflect the changed functionality (SW generated signal via selected GPIO)

\* Chirp Sequence Config section:

- *txEnable* moved in from Chirp Profile section, not available per profile

- *rxEnable* moved in from Chirp Profile section, not available per profile

\* Chirp Profile section:

- *chirpPllLoopFilterBandwidth* moved in from Chirp Sequence section, controllable per profile

- *txEnableReferenceTime* renamed to *txTransmissionReferenceTime* to better reflect the functionality

- *txEnableTimeOffset* renamed to *txTransmissionTimeOffset* to better reflect the functionality

- *resetTimeTicks* extended to 16bits

**RFE Driver**

\* RFE client

- Shared data initialization improved in *rfeCmdClient\_sync()*

\* RFE stub

- Adapted to API changes listed above

**RFE Applications**

\* RFE basic example application

- includes S32DS project for building application with RFE FW

- includes boot scripts for booting and executing example application with RFE FW

- includes *rfeConfig* files demonstrating RFE operation (ceiling test)

**RFE Configuration Tool**

\* Command line options added, see ..\rfe\tools\rfeConfigGenerator\release\readme.text

\* RFE BLOB generation updated to match rfe configuration changes, Documentation updated

accordingly.

### SAF85xx RFE SW Documentation Update 0.4.2

**RFE Documentation**

\* RFE Driver Documentation Updated

\* RFE Abstract API is merged into RFE SW User Manual

### SAF85xx RFE SW Hot Fix 0.4.1

**RFE Configuration Tool**

\* Configuration Tool Update

- Tx Enable param removal to align with 0.4.0 RFE FW

- rfeDynamicTables.bin generation corrected

\* Configuration Tool Manual Update

- Tx Enable removal

- Description of repetitive tables generation added, chapter 5.6.1

### SAF85xx RFE SW Code Drop 0.4.0

**RFE API** updated

\* code documentation extended

\* *rfe\_configure()*

*- dynamicTableAddress* dynamic table parameter added, no more referenced via RFE Config

\* *rfe\_radarCycleStop()* returns index of latest executed radar cycle

\* *rfe\_monitorRead()* returns radar cycle and chirp sequence for which monitors were read

\* *rfe\_getRadarCycleStartTime()* renamed to *rfe\_getNextRadarCycleStartTime()*

- parameter changed from *uint32\_t radarCycleIndex* to *rfe\_radarCycleCount\_t \*pRadarCycleCount*

\* *void rfe\_setRadarCycleStartTime()* renamed to *rfe\_radarCycleCount\_t rfe\_setNextRadarCycleStartTime()*

- *radarCycleIndex* parameter removed

\* *rfe\_testModeStart\Stop()* functions (*rfe\_test.h*) split into

- *rfe\_testContinuousWaveStart\Stop()*

- *rfe\_testSetParam(rfe\_testParam\_t testParam, uint32\_t value)*

\* *rfe\_updatePush()* returns radar cycle count for which the update is applied.

- *scheduleApply()* and *chirpSequenceIndex()* function parameters removed, updates will be applied to the returned chirp sequence.

- implementation of param update function is extended with the following parameters:

- update of *Tdwell* time parameter enabled

- update of *Tsettle* time parameter enabled

- update of *Tjumpback* time parameter enabled

- update of *Treset* time parameter added

\* *rfe\_command()* function removed as obsolete

\* API error codes extended (*rfe\_error.h*)

\* API types improved (*rfe\_types.h*) reflecting the extended RFE Configuration

**RFE Configuration**

\* Utility\development functions added for access to binary Config BLOB fields for each RFE parameter (*rfeCfg.h*).

Utility functions added for access to dynamic table fields.

**RFE Parameters**

\* Meta data section

- dynamic table reference removed, see *rfe\_configure()*

\* General section

- selection of GPIO for radar cycle start I\O signal added

- *chirpPllLoopFilterBandwidth* moved to chirp sequence config section

- PDC bit width parameter added

- Meta data packet configuration added

meta data packet CSI2 virtual channel can be set

enable of meta data HW-defined fields added

SW-defined fields configuration added to meta data packet: saturation counts, and chirp sequence start RFE time stamp

\* Radar Cycle section:

- BIST interval definition changed (in the future to be replaced by safety extension)

- *calibrationInterval* divided into two settings:

*recalibrateProfileDependent*

*recalibrateProfileIndependent*

to reflect SAF85xx calibration strategy

- Radar cycle timing parameters resolution increased to 25[ns]

\* Chirp Sequence Config section:

- *chirpPllLoopFilterBandwidth* moved in from radar cycle section

- Fast reset control added

*fastResetEnable* added

*fastResetDelayTicks* added

*fastResetDurationTicks* added

- *chirpProfileRepetitionCount* parameter removed

\* Chirp Profile section:

- chirp profile timing parameters resolution increased to 25[ns]

**RFE Driver**

\* RFE client

- Shared memory addresses interface separated to a dedicated interface file

- Shared data buffer introduced with read function added: rfeCmdClient\_sharedDataRead() for access to rfe state, radar cycle count and chirp sequence count.

\* RFE stub

- Commands stub functions extended to cover all remote RFE Abstract API functions:

rfe\_configure(), rfe\_radarCycleStop(), rfe\_getState(), rfe\_getRadarCycleCount(), rfe\_getError(), rfe\_getRfeTime(), rfe\_getVersion(), rfe\_monitorRead(), rfe\_setRadarCycleStartTime(), rfe\_monitorRead(), rfe\_testModeStart(), rfe\_testModeStop(), rfe\_updatePush(), rfe\_continuousWaveTransmissionStart\Stop(), rfe\_setTestParam()

- Parameter update functions implemented:

*rfe\_updateBegin()*, rfe\_updateParam (), *rfe\_updateDynamicTable()*

**RFE Applications**

\* RFE basic example application added

**RFE Configuration Tool**

\* RFE configuration tool added

\* Example user input file and generated file included

### SAF85xx RFE SW Code Drop 0.3.0

\* RFE API, Configuration and Dynamic Table functionality as per 0.2.0 release

- Integration with C++ code added (header file guard)

\* RFE command communication implementation added

- RFE Client

Implements functions to communicate with RFE FW via shared memory command buffer

rfeCmdClient.h, rfeCmdClient.c, rfeCmdClient\_internal.h

- RFE Stub

Implements RFE Abstract API functions as translation to messages

rfeCmdClientStub.c

### SAF85xx RFE SW Code Drop 0.2.0

\* Initial release

# FuSa Pass List

Table 4 shows the list of the FuSa safety monitors that can be enabled in the current release. Please refer to Section 7 for limitations.

Table 4: FuSa Pass List

|  |
| --- |
| **Fusa Pass - Validated List - SAF85xx\_RFE\_SW\_EAR\_0.8.19\_D230929** |
| rfe\_fuSaFault\_R1\_sm3\_bb\_tx1\_e |
| rfe\_fuSaFault\_R1\_sm4\_bb\_tx2\_e |
| rfe\_fuSaFault\_R1\_sm5\_bb\_tx3\_e |
| rfe\_fuSaFault\_R1\_sm6\_bb\_tx4\_e |
| rfe\_fuSaFault\_R1\_sm7\_paout\_rtm\_tx1\_e |
| rfe\_fuSaFault\_R1\_sm8\_paout\_rtm\_tx2\_e |
| rfe\_fuSaFault\_R1\_sm9\_paout\_rtm\_tx3\_e |
| rfe\_fuSaFault\_R1\_sm10\_paout\_rtm\_tx4\_e |
| rfe\_fuSaFault\_R1\_sm11\_bist\_tx1\_tx2\_phaseDiff\_sw\_e |
| rfe\_fuSaFault\_R1\_sm11\_bist\_tx1\_phaseStep\_sw\_e |
| rfe\_fuSaFault\_R1\_sm12\_bist\_tx2\_tx3\_phaseDiff\_sw\_e |
| rfe\_fuSaFault\_R1\_sm12\_bist\_tx2\_phaseStep\_sw\_e |
| rfe\_fuSaFault\_R1\_sm13\_bist\_tx3\_tx4\_phaseDiff\_sw\_e |
| rfe\_fuSaFault\_R1\_sm13\_bist\_tx3\_phaseStep\_sw\_e |
| rfe\_fuSaFault\_R1\_sm13\_bist\_tx4\_phaseStep\_sw\_e |
| rfe\_fuSaFault\_R1\_sm15\_bb\_rx1\_e |
| rfe\_fuSaFault\_R1\_sm16\_bb\_rx2\_e |
| rfe\_fuSaFault\_R1\_sm17\_bb\_rx3\_e |
| rfe\_fuSaFault\_R1\_sm18\_bb\_rx4\_e |
| rfe\_fuSaFault\_R1\_sm23\_bist\_rx1\_rx2\_gainDiff\_sw\_e |
| rfe\_fuSaFault\_R1\_sm23\_bist\_rx1\_rx3\_gainDiff\_sw\_e |
| rfe\_fuSaFault\_R1\_sm23\_bist\_rx1\_rx4\_gainDiff\_sw\_e |
| rfe\_fuSaFault\_R1\_sm23\_bist\_rx1\_rx2\_phaseDiff\_sw\_e |
| rfe\_fuSaFault\_R1\_sm23\_bist\_rx1\_rx3\_phaseDiff\_sw\_e |
| rfe\_fuSaFault\_R1\_sm23\_bist\_rx1\_rx4\_phaseDiff\_sw\_e |
| rfe\_fuSaFault\_R1\_sm28\_ov\_gld1v3\_gldo\_e |
| rfe\_fuSaFault\_R1\_sm29\_ov\_gld1v4\_gldo\_e |
| rfe\_fuSaFault\_R1\_sm29\_uv\_gld1v4\_gldo\_e |
| rfe\_fuSaFault\_R1\_sm31\_ov\_hld1v8\_gldo\_e |
| rfe\_fuSaFault\_R1\_sm31\_uv\_hld1v8\_gldo\_e |
| rfe\_fuSaFault\_R1\_sm46\_xo\_pllclk\_det\_mcgen\_e |
| rfe\_fuSaFault\_R1\_sm50\_adpll\_dco\_level\_max\_mcgen\_e |
| rfe\_fuSaFault\_R1\_sm50\_adpll\_dco\_level\_min\_mcgen\_e |
| rfe\_fuSaFault\_R1\_sm54\_level\_low\_chirp\_e |
| rfe\_fuSaFault\_R1\_sm54\_level\_high\_chirp\_e |
| rfe\_fuSaFault\_R1\_sm55\_unlock\_chirp\_e |
| rfe\_fuSaFault\_R1\_sm58\_cg\_chirp\_e |
| rfe\_fuSaFault\_R1\_sm59\_li\_chirp\_e |
| rfe\_fuSaFault\_R1\_sm60\_sd\_chirp\_e |
| rfe\_fuSaFault\_R1\_sm62\_lockstep\_te\_e |
| rfe\_fuSaFault\_R2\_sm63\_te\_swt\_radar\_pipeline\_e |
| rfe\_fuSaFault\_R2\_sm68\_sm69\_reg\_crc\_e |
| rfe\_fuSaFault\_R2\_sm70\_mosi\_miso\_crc\_e |
| rfe\_fuSaFault\_R2\_sm83\_rfe\_test\_mode\_active\_e |
| rfe\_fuSaFault\_R2\_sm87\_m7\_rfe\_lockup\_e |
| rfe\_fuSaFault\_R2\_sm88\_sm89\_m7\_tcm\_sram\_e |
| rfe\_fuSaFault\_R2\_sm88\_sm89\_m7\_tcm\_sram\_e |
| rfe\_fuSaFault\_R2\_sm92\_sw\_wdt\_e |
| rfe\_fuSaFault\_R2\_sm93\_xbic\_integrity\_check\_e |
| rfe\_fuSaFault\_R1\_sm94\_m7\_message\_e2e\_crc\_sw\_e |
| rfe\_fuSaFault\_R2\_sm98\_m7\_spi\_access\_ana\_e |
| rfe\_fuSaFault\_R2\_sm99\_spi\_write\_check\_fail\_sw\_e |
| rfe\_fuSaFault\_R2\_sm204\_dm\_rfe\_m7\_core\_sw\_redundancy\_e |
| rfe\_fuSaFault\_R2\_sm435\_generic\_sw\_e |
| rfe\_fuSaFault\_R1\_sm19\_rf\_i\_low\_rx1\_e |
| rfe\_fuSaFault\_R1\_sm19\_rf\_q\_low\_rx1\_e |
| rfe\_fuSaFault\_R1\_sm20\_rf\_i\_low\_rx2\_e |
| rfe\_fuSaFault\_R1\_sm20\_rf\_q\_low\_rx2\_e |
| rfe\_fuSaFault\_R1\_sm21\_rf\_i\_low\_rx3\_e |
| rfe\_fuSaFault\_R1\_sm21\_rf\_q\_low\_rx3\_e |
| rfe\_fuSaFault\_R1\_sm22\_rf\_i\_low\_rx4\_e |
| rfe\_fuSaFault\_R1\_sm22\_rf\_q\_low\_rx4\_e |
| rfe\_fuSaFault\_R1\_sm64\_sup\_ldo1\_ov\_vco\_1v8\_chirp\_sw\_e |
| rfe\_fuSaFault\_R1\_sm64\_sup\_ldo2\_ov\_vco\_0v9\_chirp\_sw\_e |
| rfe\_fuSaFault\_R1\_sm64\_sup\_ldo3\_ov\_pfdcp\_1v8\_chirp\_sw\_e |
| rfe\_fuSaFault\_R1\_sm64\_sup\_ldo4\_ov\_pfdcp\_0v9\_chirp\_sw\_e |
| rfe\_fuSaFault\_R1\_sm64\_sup\_ldo5\_ov\_pdiv\_0v9\_chirp\_sw\_e |
| rfe\_fuSaFault\_R1\_sm64\_sup\_ldo1\_uv\_vco\_1v8\_chirp\_sw\_e |
| rfe\_fuSaFault\_R1\_sm64\_sup\_ldo2\_uv\_vco\_0v9\_chirp\_sw\_e |
| rfe\_fuSaFault\_R1\_sm64\_sup\_ldo3\_uv\_pfdcp\_1v8\_chirp\_sw\_e |
| rfe\_fuSaFault\_R1\_sm64\_sup\_ldo4\_uv\_pfdcp\_0v9\_chirp\_sw\_e |
| rfe\_fuSaFault\_R1\_sm64\_sup\_ldo5\_uv\_pdiv\_0v9\_chirp\_sw\_e |
| rfe\_fuSaFault\_R1\_sm64\_sup\_ldo1\_ov\_xo\_core\_mcgen\_sw\_e |
| rfe\_fuSaFault\_R1\_sm64\_sup\_ldo2\_ov\_xo\_out\_mcgen\_sw\_e |
| rfe\_fuSaFault\_R1\_sm64\_sup\_ldo3\_ov\_mcgen\_sw\_e |
| rfe\_fuSaFault\_R1\_sm64\_sup\_ldo4\_ov\_dco\_capbank\_mcgen\_sw\_e |
| rfe\_fuSaFault\_R1\_sm64\_sup\_ldo5\_ov\_dco\_buffer\_mcgen\_sw\_e |
| rfe\_fuSaFault\_R1\_sm64\_sup\_ldo6\_ov\_div3\_mcgen\_sw\_e |
| rfe\_fuSaFault\_R1\_sm64\_sup\_ldo7\_ov\_sampler\_mcgen\_sw\_e |
| rfe\_fuSaFault\_R1\_sm64\_sup\_ldo8\_ov\_digital\_mcgen\_sw\_e |
| rfe\_fuSaFault\_R1\_sm64\_sup\_ldo1\_uv\_xo\_core\_mcgen\_sw\_e |
| rfe\_fuSaFault\_R1\_sm64\_sup\_ldo2\_uv\_xo\_out\_mcgen\_sw\_e |
| rfe\_fuSaFault\_R1\_sm64\_sup\_ldo3\_uv\_mcgen\_sw\_e |
| rfe\_fuSaFault\_R1\_sm64\_sup\_ldo4\_uv\_dco\_capbank\_mcgen\_sw\_e |
| rfe\_fuSaFault\_R1\_sm64\_sup\_ldo5\_uv\_dco\_buffer\_mcgen\_sw\_e |
| rfe\_fuSaFault\_R1\_sm64\_sup\_ldo6\_uv\_div3\_mcgen\_sw\_e |
| rfe\_fuSaFault\_R1\_sm64\_sup\_ldo7\_uv\_sampler\_mcgen\_sw\_e |
| rfe\_fuSaFault\_R1\_sm64\_sup\_ldo8\_uv\_digital\_mcgen\_sw\_e |
| rfe\_fuSaFault\_R1\_sm86\_m7\_fpu\_e |

# Compiler versions and options

This section describes the compiler versions and options used for compiling RFE Driver

### GCC Compiler/Linker/Assembler Options

**Compiler Version :**  *NXP GCC 9.2 for Arm toolchain* :

* arm-none-eabi-gcc (i.e. 32-bit) for appM7
* aarch64-none-elf-gcc (i.e. 64-bit) for A53

Table 5 Compiler options

|  |  |
| --- | --- |
| Option | Description |
| -Werror | Treat all enabled warnings as compilation errors\* |
| -O3 | Optimization level (Release version) |
| -Wall | Enables a basic set of warnings |
| -Wextra | Enables extra warnings not covered by -Wall |
| -std=c99 | C Programming Language Standard used it c99 |
| -mcpu=cortex-m7  -mcpu= cortex-a53 | Compile for Cortex-M7 processor (i.e. appM7 on SAF85XX)  Compile for Cortex-A53 processor |
| -mstrict-align | Unaligned accesses are forbidden |

\*An independent compliance check is done with -Werror on source code in “rfeDriver/units” folder. However, it is **NOT** currently included in the compilation flags of the RFE Driver applications as whole.

Table 6 Assembler options

|  |  |
| --- | --- |
| Option | Description |
| -c | Produces an object file (called input-file.o) for each source file. |

Table 7 Linker options

|  |  |
| --- | --- |
| Option | Description |
| -T <path to \*.ld linker file> | Option used to input the linker file |

### GHS Compiler/Linker/Assembler Options

**Compiler version :** Green Hills MULTI for Eclipse 2.5.5 (not yet fully functional)

Table 8 Compiler options

|  |  |
| --- | --- |
| Option | Description |
| -Werror | Treat all enabled warnings as compilation errors\* |
| -O3 | Optimization level (Release version) |
| -Wall | Enables a basic set of warnings |
| -Wextra | Enables extra warnings not covered by -Wall |
| -std=c99 | C Programming Language Standard used it c99 |
| -mcpu=cortex-m7  -mcpu= cortex-a53 | Compile for Cortex-M7 processor (i.e. appM7 on SAF85XX)  Compile for Cortex-A53 processor |
| -mstrict-align | Unaligned accesses are forbidden |

Table 9 Assembler options

|  |  |
| --- | --- |
| Option | Description |
| -c | Produces an object file (called input-file.o) for each source file. |

Table 10 Linker options

|  |  |
| --- | --- |
| Option | Description |
| -T <path to \*.ld linker file> | Option used to input the linker file |

### DIAB Compiler/Linker/Assembler Options

**Compiler Version :** Wind River Diab Compiler 7.0.3 (not yet integrated)

Table 11 Compiler options

|  |  |
| --- | --- |
| Option | Description |
| -Werror | Treat all enabled warnings as compilation errors\* |
| -O3 | Optimization level (Release version) |
| -Wall | Enables a basic set of warnings |
| -Wextra | Enables extra warnings not covered by -Wall |
| -std=c99 | C Programming Language Standard used it c99 |
| -mcpu=cortex-m7  -mcpu= cortex-a53 | Compile for Cortex-M7 processor (i.e. appM7 on SAF85XX)  Compile for Cortex-A53 processor |
| -mstrict-align | Unaligned accesses are forbidden |

Table 12 Assembler options

|  |  |
| --- | --- |
| Option | Description |
| -c | Produces an object file (called input-file.o) for each source file. |

Table 13 Linker options

|  |  |
| --- | --- |
| Option | Description |
| -T <path to \*.ld linker file> | Option used to input the linker file |

## Debugger

Refer to RFE App Basic Example section of the *RM00266 SAF85xx RFE Reference Manual*.

## Examples

Refer to RFE Control Application: Reference Usage section of the *RM00266 SAF85xx RFE Reference Manual*.

# Limitations

This release is targeting SAF85xx ES2 hardware. This release comes with limitations as per Table 14. Please also refer to the Errata sheet.

Table Limitations

| Item | Description |
| --- | --- |
| FuSa Safety Monitor SM57 | SM57 that is “SM57\_CHIRPPLL\_Frequency\_Monitor” (rfe\_fuSaFault\_R1\_sm57\_vco\_freq\_chirp\_e) is not functional after enabling this particular SM.This fault is never triggered. |
| Backward compatibility | It has been observed that even though the firmware is backward compatible, recompilation of the host application along with the latest (0.8.19) is required since the *rfe\_paramUpdate\_general\_chirpActiveOut\_e* is added in between in the *rfe\_paramUpdate\_t* enumerated datatype present in *rfe\_types.h*.  Even though the RFE Config Blob content as such is backward compatible, there is a version check, hence before using the config blob from previous version, only the version needs to be updated while using with 0.8.19 |

# Compatibility

Table 15 gives an overview of the compatibility of the various released software and firmware components. Combinations that are not listed are not supported and may not work.

Table : Software, firmware and hardware compatibility

| RFE Abstract API | RFE Driver | RFE FW | RFE Configurator Tool | RFE Basic Example App | Documentation | HW Versions  Supported |
| --- | --- | --- | --- | --- | --- | --- |
| 0.8.19 | 0.8.19 | 0.8.19 | 0.8.19 | 0.8.19 | 0.8.19 | SAF85xx ES2 E5-T1+ |
| 0.8.18 | 0.8.18 | 0.8.18 | 0.8.18 | 0.8.18 | 0.8.18 | SAF85xx ES2 E5-T1+ |
| 0.8.17 | 0.8.17 | 0.8.17 | 0.8.17 | 0.8.17 | 0.8.17 | SAF85xx ES2 E5-T1 |
| 0.8.16 | 0.8.16 | 0.8.16 | 0.8.16 | 0.8.16 | 0.8.16 | SAF85xx ES2 E5-T1 |
| 0.8.15 | 0.8.15 | 0.8.15 | 0.8.15 | 0.8.15 | 0.8.15 | SAF85xx ES1.1 A1-E5-T2MF |
| 0.8.14 | 0.8.14 | 0.8.14 | 0.8.14 | 0.8.14 | 0.8.14 | SAF85xx ES1.1 A1-E5-T2MF |
| 0.8.13 | 0.8.13 | 0.8.13 | 0.8.13 | 0.8.13 | 0.8.13 | SAF85xx ES1.1 A1-E5-T2MF |
| 0.8.12\_HF01 | 0.8.12\_HF01 | 0.8.12\_HF01 | 0.8.12\_HF01 | 0.8.12\_HF01 | 0.8.12\_HF01 | SAF85xx ES1.1 A1-E5-T2MF |
| 0.8.12 | 0.8.12 | 0.8.12 | 0.8.12 | 0.8.12 | 0.8.12 | SAF85xx ES1.1 A1-E5-T2MF |
| 0.8.10 | 0.8.10 | 0.8.11 | 0.8.10 | 0.8.10 | 0.8.11 | SAF85xx ES1 E2\E5-T0-T2  SAF85xx ES1.1 A1-E5-T2MF |
| 0.8.10 | 0.8.10 | 0.8.10 | 0.8.10 | 0.8.10 | 0.8.10 | SAF85xx ES1 E2\E5-T0-T2  SAF85xx ES1.1 A1-E5-T2MF |
| 0.8.9 | 0.8.9 | 0.8.9 | 0.8.9 | 0.8.9 | 0.8.9 | SAF85xx ES1 E2\E5-T0-T2  SAF85xx ES1.1 A1-E5-T2MF |
| 0.8.8 | 0.8.8 | 0.8.8 | 0.8.8 | 0.8.7 | 0.8.8 | SAF85xx ES1 E2\E5-T0-T2  SAF85xx ES1.1 A1-E5-T2MF |
| 0.8.7 | 0.8.7 | 0.8.7 | 0.8.7 | 0.8.7 | 0.8.7 | SAF85xx ES1 E2\E5-T0-T2  SAF85xx ES1.1 A1-E5-T2MF |
| 0.8.4 | 0.8.2 | 0.8.6 | 0.8.6 | 0.8.3 | 0.8.6 | SAF85xx ES1 E2\E5 T0-T2 |
| 0.8.4 | 0.8.2 | 0.8.5 | 0.8.0 | 0.8.3 | 0.8.4 | SAF85xx ES1 E2\E5 T0-T2 |
| 0.8.4 | 0.8.2 | 0.8.4 | 0.8.0 | 0.8.3 | 0.8.4 | SAF85xx ES1 E2 T0-T2 |
| 0.8.2 | 0.8.2 | 0.8.3 | 0.8.0 | 0.8.3 | 0.8.3 | SAF85xx ES1 E2 T0-T2 |
| 0.8.2 | 0.8.2 | 0.8.2 | 0.8.0 | 0.8.1 | 0.8.2 | SAF85xx ES1 E2 T0 |
| 0.8.1 | 0.8.1 | 0.8.1 | 0.8.0 | 0.8.1 | 0.8.1 | SAF85xx ES1 E2 T0 |
| 0.8.0 | 0.8.0 | 0.8.0 | 0.8.0 | 0.8.0 | 0.8.0 | SAF85xx ES1 E2 T0 |
| 0.4.0 | 0.4.0 | n\a | 0.4.1 | 0.4.0 | 0.4.2 | n\a |
| 0.4.0 | 0.4.0 | n\a | 0.4.1 | 0.4.0 | 0.4.0 | n\a |
| 0.4.0 | 0.4.0 | n\a | 0.4.0 | 0.4.0 | 0.4.0 | n\a |

# Glossary

| Abbreviations | Description |
| --- | --- |
| RFE | mmWave mixed signal Radar Front-End of SAF85xx |
| SOC | System-On-Chip |
| APP-A53 | ARM Cortex-A53, the radar processing core of SAF85xx |
| APP-M7 | ARM Cortex-M7, the control core of SAF85xx |
| RFE-M7 | ARM Cortex-M7, the embedded core in RFE of SAF85xx |
| RFE FW | Software running on RFE-M7 processor to control the RFE HW |
| RFE SW | RFE FW and RFE Driver |
| Code Drop | Preliminary sharing of code for reference purposes |
| RFE Abstract API | API to configure and control SAF85xx Front End |
| JTAG | JTAG (Joint Test Action Group) is an industry standard for verifying IC designs after manufacture. |
| BLOB | Binary Large Object, a data type that stores binary data. |
| ICD | In Circuit Debugger |
| CDD | Complex Device Driver |
| FuSa | Functional Safety - ISO 26262 |
| MISRA | [Motor Industry Software Reliability Association](https://www.google.com/search?rlz=1C1GCEB_en&sxsrf=ALiCzsYtOeVzuF6YjvjKxkXqIFiq40edfg:1665773258621&q=Motor+Industry+Software+Reliability+Association&stick=H4sIAAAAAAAAAOPgE-LUz9U3SM_LTU5RAjMtSgxMDLRkspOt9JPy87P1y4syS0pS8-LL84uyrRJLSzLyixax6vvml-QXKXjmpZQWlxRVKgTnp5WUJxalKgSl5mQmJmXmZJZUKjgWF-cnZyaWZObn7WBl3MXOxMEAACSKH29wAAAA&sa=X&ved=2ahUKEwi80Oz6sOD6AhWE6aQKHVAwCJoQmxMoAXoECDkQAw) |
| ASPICE | Automotive Spice Assessment - ISO/IEC 15504 |
| AUTOSAR | AUTomotive Open System ARchitecture |
| CDD | Complex Device Driver |
| FuSa | Functional Safety |

Legal information

Definitions

**Draft —**The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Disclaimers

**Limited warranty and liability —** Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

**Right to make changes —**NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use —** NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer’s own risk.

**Applications —**Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer’s sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer’s applications and products planned, as well as for the planned application and use of customer’s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer’s applications or products, or the application or use by customer’s third party customer(s). Customer is responsible for doing all necessary testing for the customer’s applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer’s third party customer(s). NXP does not accept any liability in this respect.

**Export control —**This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations —** A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

**Evaluation products —**This product is provided on an “as is” and “with all faults” basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer.

In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages.

Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer’s exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

# Contents

[1. Introduction 3](#_Toc146881616)

[2. Release Contents 4](#_Toc146881617)

[3. SAF85xx RFE SW Release 5](#_Toc146881618)

[3.1.1 Release Structure 6](#_Toc146881619)

[3.1.2 Usage Instructions 7](#_Toc146881620)

[4. Changes 8](#_Toc146881621)

[4.1 Change Log 8](#_Toc146881622)

[4.1.1 SAF85xx RFE SW EAR 0.8.19 D230929 8](#_Toc146881623)

[4.1.2 SAF85xx RFE SW EAR 0.8.18 D230823 10](#_Toc146881624)

[4.1.3 SAF85xx RFE SW CD 0.8.17 D230721 12](#_Toc146881625)

[4.1.4 SAF85xx RFE SW CD 0.8.16 D230630 14](#_Toc146881626)

[4.1.5 SAF85xx RFE SW CD 0.8.15 D230428 15](#_Toc146881627)

[4.1.6 SAF85xx RFE SW EAR 0.8.14 D230317 16](#_Toc146881628)

[4.1.7 SAF85xx RFE SW CD 0.8.13 D230127 18](#_Toc146881629)

[4.1.8 SAF85xx RFE SW 0.8.12 HF01 D230217 20](#_Toc146881630)

[4.1.9 SAF85xx RFE SW CD 0.8.12 D221216 20](#_Toc146881631)

[4.1.10 SAF85xx RFE SW CD 0.8.11 D220930 22](#_Toc146881632)

[4.1.11 SAF85xx RFE SW CD 0.8.10 D220826 22](#_Toc146881633)

[4.1.12 SAF85xx\_RFE\_SW\_HF01\_0.8.9\_D220727 25](#_Toc146881634)

[4.1.13 SAF85xx RFE SW CD 0.8.9 D220715 25](#_Toc146881635)

[4.1.14 SAF85xx RFE SW EAR 0.8.8 D220701 26](#_Toc146881636)

[4.1.15 SAF85xx RFE SW CD 0.8.7 D220610 27](#_Toc146881637)

[4.1.16 SAF85xx RFE SW CD 0.8.6 D220524 28](#_Toc146881638)

[4.1.17 SAF85xx RFE SW CD 0.8.5 D220509 28](#_Toc146881639)

[4.1.18 SAF85xx RFE SW CD 0.8.4 D220426 29](#_Toc146881640)

[4.1.19 SAF85xx RFE SW CD 0.8.3 D220408 30](#_Toc146881641)

[4.1.20 SAF85xx RFE SW CD 0.8.2 D220315 30](#_Toc146881642)

[4.1.21 SAF85xx RFE SW CD 0.8.1 D2202 31](#_Toc146881643)

[4.1.22 SAF85xx RFE SW Release CD 0.8.0 32](#_Toc146881644)

[4.1.23 SAF85xx RFE SW Documentation Update 0.4.2 34](#_Toc146881645)

[4.1.24 SAF85xx RFE SW Hot Fix 0.4.1 34](#_Toc146881646)

[4.1.25 SAF85xx RFE SW Code Drop 0.4.0 34](#_Toc146881647)

[4.1.26 SAF85xx RFE SW Code Drop 0.3.0 36](#_Toc146881648)

[4.1.27 SAF85xx RFE SW Code Drop 0.2.0 37](#_Toc146881649)

[5. FuSa Pass List 38](#_Toc146881650)

[6. Compiler versions and options 41](#_Toc146881651)

[6.1.1 GCC Compiler/Linker/Assembler Options 41](#_Toc146881652)

[6.1.2 GHS Compiler/Linker/Assembler Options 42](#_Toc146881653)

[6.1.3 DIAB Compiler/Linker/Assembler Options 42](#_Toc146881654)

[6.2 Debugger 43](#_Toc146881655)

[6.3 Examples 43](#_Toc146881656)

[7. Limitations 44](#_Toc146881657)

[8. Compatibility 45](#_Toc146881658)

[9. Glossary 46](#_Toc146881659)

[10. Legal information 47](#_Toc146881660)

[10.1 Definitions 47](#_Toc146881661)

[10.2 Disclaimers 47](#_Toc146881662)

[11. Contents 48](#_Toc146881663)