



By: Kumar Sai Reddy Guntaka




# Cisco Packet Tracer




	0	
H		•
	U.	L


	Name	load_after_full	fifo_full_state	load_parity	load_data	load_first_data	wait_till_empty	decode_address	check_parity_error
1	decode_address	0	0	0	0	0	0	0	0
2	wait_till_empty	0	0	0	0	0	1	1	0
3	load_first_data	0	0	0	0	1	0	1	0
4	load_data	0	0	0	1	0	0	1	0
5	load_parity	0	0	1	0	0	0	1	0
e	fifo_full_state	0	1	0	0	0	0	1	0
7	load_after_full	1	0	0	0	0	0	1	0
8	check_parity_error	0	0	0	0	0	0	1	1



State1: Decode address




- FSM is the monitoring and controlling unit of the router architecture.
- State1: Decode\_Address -> initial reset state
- Signal **detect\_add** is asserted in this state which is used to detect an incoming packet. It is also used to latch the first byte as a header byte.




```
decode address:
                  // decode address state
begin
    if((packet valid && (datain==2'b00) && fifo empty 0)||
    (packet valid && (datain==2'b01) && fifo empty 1) ||
    (packet valid && (datain==2'b10) && fifo empty 2))
            next state<=load first data;</pre>
                                            //lfd state
    else if((packet valid && (datain==2'b00) && !fifo empty 0)||
    (packet valid && (datain==2'b01) && !fifo empty 1) ||
    (packet valid && (datain==2'b10) && !fifo empty 2))
            next state<=wait till empty; //wait till empty state
    else
        next state<=decode address;
                                        // same state
end
```

### State 2: Load\_data and first data State3: Wait\_till\_empty



- The first data byte to the FIFO. Signal busy is also asserted in this state so that header byte that is already latched doesn't update to a new value for the current packet.
- This state is changed to LAOD DATA state unconditionally in the next clock cycle.


```
load first data:
                           // load first data state
begin
   next state<=load data;
end
 load data:
                                     //load data
 begin
     if(fifo full==1'b1)
              next state<=fifo full state;
     else
              begin
                  if (!fifo full && !packet valid)
                      next state <= load parity;
                  else
                      next state<=load data;
              end
 end
```




- Signal busy is de asserted in this state, so that ROUTER can receive the new data from input source every clock cycle,
- Signal write\_enb\_reg is asserted in this state in order to write the Packet information (Header+Payload+Parity) to the selected FIFO.
- This state transits to LAOD PARITY state when pkt valid goes low and to FIFO\_FULL\_STATE when FIFO is full.

```
wait till empty:
                          //wait till empty state
begin
    if((fifo empty 0 && (temp==2'b00))||
    (fifo empty 1 && (temp==2'b01))||
    (fifo empty 2 && (temp==2'b10)))
    //fifo is empty and were using same fifo
            next state<=load first data;
        else
            next state<=wait till empty;</pre>
    end
```

#### State4&8: Load parity, check parity error




#### State5: FIFO full state




- In this state the last byte is latched which is the parity byte. It goes unconditionally to the state CHECK\_PARITY\_ERROR.
- Signal busy is asserted so that ROUTER doesn"t accepts any new data. write\_enb\_reg is made high for latching the parity byte to FIFO.

- Busy signal is made high and write\_enb\_reg signal is made low.
- Signal full\_state is asserted which detects the FIFO full state.



### Load after full state:


- The data after FIFO\_FULL\_STATE. Signal busy & write\_enb\_reg is asserted. It checks for parity\_done signal and if it is high, shows that LOAD\_PARITY state has been detected and it goes to the state DECODE\_ADDRESS.
- If low\_packet\_valid is high it goes to LOAD\_PARITY state otherwise it goes back to the LOAD\_DATA state.



#### FSM router\_fsm:fsm / /route\_fsm\_tb/dock / /route\_fsm\_tb/resetn 🏷 /route\_fsm\_tb/pkt\_valid clk / /route\_fsm\_tb/fifo\_full datain[1..0] 🐓 /route\_fsm\_tb/fifo\_empty\_0 fifo\_empty\_0 🍫 /route\_fsm\_tb/fifo\_empty\_1 busy 🦴 /route\_fsm\_tb/fifo\_empty\_2 fifo\_empty\_1 detect add 🍫 /route\_fsm\_tb/soft\_reset\_0 full\_state fifo\_empty\_2 ケ /route\_fsm\_tb/soft\_reset\_1 🦩 /route\_fsm\_tb/soft\_reset\_2 fifo full laf state /route\_fsm\_tb/parity\_done low packet valid ld state 🍃 /route\_fsm\_tb/low\_pkt\_valid **-**→ /route\_fsm\_tb/data\_in packet\_valid lfd state 🦩 /route\_fsm\_tb/write\_enb\_reg parity\_done rst\_int\_reg / /route\_fsm\_tb/detect\_add 🥎 /route\_fsm\_tb/ld\_state write\_enb\_reg resetn 👉 /route\_fsm\_tb/laf\_state soft reset 0 🥠 /route\_fsm\_tb/lfd\_state 🥠 /route\_fsm\_tb/full\_state soft reset 1 // /route\_fsm\_tb/rst\_int\_reg soft reset 2 /route\_fsm\_tb/busy



# SYNCHRONIZER



- **Detect\_add** and **data\_in** signals are used to select a FIFO till a packet routing is over for the selected FIFO.
- Signal **fifo\_full** signal is asserted based on full\_status of **fifo\_0** or **FIFO\_1** or **FIFO\_2**.

```
If data_in =2"b00 then fifo_full=full_0

If data_in=2"b01 then fifo_full=full_1

If data_in=2"b10 then fifo_full=full_2 else fifo_full=0
```

The signal **vld\_out\_x** signal is generated based on empty status of the FIFO as shown below :

The **write\_enb\_reg** signal is used to generate **write\_enb** signal for the write operation of the selected FIFO.


# FIFO Block:


The FIFO works on the system clock and is reset with a synchronizer active low reset. The FIFO is also internally reset by an internal reset signal **soft\_reset**. **Soft\_reset** is an active high signal which is generated by the SYNCHRONIZER block during time out state of the

ROUTER. If **resetn** is low then full=0, empty=1 and data\_out=0.

Write\_Operation: Signal data\_in is sampled at the rising edge of the edge of the clock when write\_enb is high. Write operation only takes place when FIFO is not full in order to avoid over\_run condition.


Read\_Operation: Data out is driven to HIGH impedance state under 2 scenarios: When the fifo m/m is read completely (header+payload+parity). Under the time out condition of the Router. Full- FIFO status which indicates that all the locations inside FIFO have been written. Empty- FIFO status which indicates that all the locations of the FIFO have been read and made empty. Read and write operation can be done simultaneously.






```
always@(posedge clk)
begin
if(!resetn || soft_reset)
begin
for(i=0;i<16;i=i+1)
fifo[i]<=0;
end

else if(write_enb && !full)
{fifo[write_ptr[3:0]][8],
fifo[write_ptr[3:0]][7:0]}<={temp,datain};
//temp=1 for header data and 0 for other data</pre>
```





### top1 Top Module clock busy n/c data\_out\_0[7:0 data\_in[7:0] /c pkt\_valid data\_out\_1[7:0 read\_enb\_0 data\_out\_2[7:0 read\_enb\_1 err n/c read\_enb\_2 vld\_out\_0 n/ vld\_out\_1 n/ resetn vld\_out\_2 n/ router\_top

