


ACOL 215

Universal Shift Register

(18th Nov.)



s ₁	s ₀	Register Operation
0	0	No change
0	1	Shift right
1	0	Shift left
1	1	Parallel load

4-bit universal shift register

Counters


→ ripple counter

| a flip-flop output transition
serves a source for triggering
other flip-flops

→ synchronous counter




| the clock input of
all the flip-flops
comes from a
common clock

Binary Ripple Counter



A_3	A_2	A_1	A_0
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
1	0	1	0
1	0	1	1
1	1	0	0

Count



reset

⋮ and so on . . .

the same counter with D flip-flops.

BCD Ripple Counter

Present state

Next state

	Q_8	Q_4	Q_2	Q_1	J	K
0	0	0	0	0	1	1
1	0	0	0	1	1	1
2	0	0	1	0	1	1
3	0	0	1	1	1	1
4	0	1	0	0	1	1
5	0	1	0	1	1	1
6	0	1	1	0	1	1
7	0	1	1	1	1	1
8	1	0	0	0	0	1
9	1	0	0	1	0	1

	Q_8	Q_4	Q_2	Q_1
0	0	0	0	1
1	0	0	1	0
2	0	0	1	1
3	0	1	0	0
4	0	1	0	1
5	0	1	1	0
6	0	1	1	1
7	1	0	0	0
8	1	0	0	1
9	1	0	1	0

