


Memory

through  
read and  
write  
operations

A memory unit is a device to which binary information is transferred for storage and from which information is read for processing.


Two types → RAM (random access)  
→ ROM (read-only)

binary information is usually stored in groups of bits called "words".



# Memory address

Binary	Decimal
00000...0	0
00000...1	1
— . . . . 10	2
— . . . .	3
— . . . .	⋮
— . . . .	1023
11111111...1	
10 bits	



Memory Enable

0

1

1

Read/write

X

0

1

Memory operation

None

Write

Read

Select

to / from a given word

Select



Input

BL


Output

Read/write

Read/write



2x AND  
with gates  
for each  
AND gate




memory cells  
(binary cells)

10x2<sup>10</sup> decoder



X

Y



address  
404  
01100 10100

n-bit word



binary address

01100    10100

X

Y

# Address Multiplexing

RAM



Static RAM (SRAM)



Dynamic RAM (DRAM)

SRAM memory cells typically contain six transistors.

DRAM (CMOS) cells contain a single transistor and a capacitor.

disadvantage

capacitors

discharge with time.

(addressed by refreshing the dynamic memory)

Cycle through the words every few milliseconds to restore the decaying charge.

advantage  
allows four-times as much memory as SRAMs on a given chip-size

necessitates addressing multiplexing

→ DRAMs


are in

a preferred technology in compact devices like personal computers.



the address is applied in two parts - row address and column address

and the same address pins are used for both.



64 K word memory

$64 \times 1024$


$= 2^6 \times 2^{10}$

$= 2^{16}$

16 bits

8 row + 8 column bits

address multiplexing



# Error detection and correction

↳ to improve the reliability of memory units

→ e.g. a parity bit could be generated and stored along with the word.

0	0	1	0	1	0	1	0
1	0	1	1	0	1	0	1

An error correcting code generates multiple parity bits that are stored with the data word.

Hamming code

→ most common error-correcting code used in RAMs.

$k$  parity bits are added to an  $n$  bit word, forming a word of  $(n+k)$  bits.

data word:

4 parity bits

1 1 0 0 0 1 0 0

Bit positions

1	2	3	4	5	6	7	8	9	10	11	12
<del>P<sub>1</sub></del>	<del>P<sub>2</sub></del>	1	<del>P<sub>4</sub></del>	1	0	0	<del>P<sub>8</sub></del>	0	1	0	0
0	0		1				1				

powers  
of 2 bit-positions

→  $P_1 = \text{XOR} (\overset{1}{1}, \overset{3}{3}, \overset{5}{5}, \overset{7}{7}, \overset{9}{9}, \overset{11}{11}) = 0 \leftarrow$

→  $P_2 = \text{XOR} (\overset{2}{2}, \overset{3}{3}, \overset{6}{6}, \overset{7}{7}, \overset{10}{10}, \overset{11}{11}) = 0$

→  $P_4 = \text{XOR} (\overset{4}{4}, \overset{5}{5}, \overset{6}{6}, \overset{7}{7}, \overset{12}{12}) = 1$

→  $P_8 = \text{XOR} (\overset{8}{8}, \overset{9}{9}, \overset{10}{10}, \overset{11}{11}, \overset{12}{12}) = 1$

Bit position

1 2 3 4 5 6 7 8 9 10 11 12

0 0 1 1 1 0 0 1 0 1 0 0

0 1 1 1 1 0 0 1 0 1 0 0

1

↑

→