ACOL 215 (Oct. 29) Synchronous Sequential Logic Digital electronic devices have components that can store information information. In contrast, the circuits that we have seen so far have been combinational (and immediately) on the inputs.

segnential circuit (Block diagrams) Asynchronous Synchronous employs signals that any time of affect the storage element at only discrete instants of time


he will restrict ourselves to Synchronous sequential circuits. achieved? -) through clock signall (clk) clocked requential) peniodic sequence circuits)) of clock pukes.


storage element used in clocked sequential circuits are called flip-flops. Combinational Outputs
aircuit Inputs (clock pulses) Timing diagram of dock pulses

Note that the speed at which the combinational circuit operates is critical. clock pulses arrive at If the regular intervale, the combinational circuit must respond to a charge in the state of the juip-flop in time (to be updated before the next pulse arrives) Therefore, propagation delay plays an important role in determining the interval between pulses.


Storage elements: Latches are the basic 2 circuit from which flip-flops are constructed. SR latch circuit with two cross-coupled
NOR gates


(or two cross-compled
NAND gates)






What happens when s=1, R=1? Capter this when the imputs are removed Q = 0; Q = 0 Q = 0; Q = 0; Q = 1; Q = 0; Q = 1; Q = 0Therefore, setting both s and R.







Latch with toutnos input there is no in Q and Q' change when

En=1, we are effectively When having S' and R' after the first-level NAND gates No chame Q=0, Q'= 1 Q=1, Q1=0 forbidden