


## Quiz 3

## (Solutions)

1. Clearly, the inputs are the two lines - call them  $A_1$  and  $A_2$ . There is also an enable input - let us call it  $E$ .

The outputs clearly are  $A_1'A_2'E$ ,  $A_1'A_2\bar{E}$ ,  $A_1A_2'E$ , and  $A_1A_2\bar{E}$ .

The logic diagram can be drawn [using NOR and inverter gates] as follows.



2.

$D_0$	$D_1$	$D_2$	$D_3$	$D_4$	$D_5$	$D_6$	$D_7$	$x$	$y$	$z$	$v$
0	0	0	0	0	0	0	0	x	x	x	0
1	0	0	0	0	0	0	0	0	0	0	1
x	1	0	0	0	0	0	0	0	0	1	1
x	x	1	0	0	0	0	0	0	1	0	1
x	x	x	1	0	0	0	0	0	1	1	1
x	x	x	x	1	0	0	0	1	0	0	1
x	x	x	x	x	1	0	0	1	0	1	1
x	x	x	x	x	x	1	0	1	1	0	1
x	x	x	x	x	x	x	1	1	1	1	1


The row enclosed in a blue rectangle is the one that corresponds to  $D_3$  and  $D_5$  being 1, and everything else being 0.

The corresponding output, as clearly seen in the table is



x	y	z	v
1	0	1	1

3.



Here is the D (transparent) latch using four NAND gates (and an inverter).




let us try to modify this step-by-step to get the desired form.



These are NOR gates now  $\rightarrow$  in invert-AND representation.





We can verify that this circuit behaves as per the following function table .

En	D	$Q(t+1)$
0	X	$Q(t)$
1	0	0
1	1	1

4. Recall, from the mid-term paper, that the truth table of a full subtractor is as follows.

x	y	Bin	Bout	D	Bout	D
0	0	0	0	0		
0	0	1	1	1		
<hr/>						
0	1	0	1	1		
0	1	1	1	0	1	Bin'
<hr/>						
1	0	0	0	1	0	Bin'
1	0	1	0	0		
<hr/>						
1	1	0	0	0	Bin	Bin
1	1	1	1	1		

