

ACOL 215

(03rd Dec.)

Memory


through
read and
write
operations

A memory unit is a device to which binary information is transferred for storage and from which information is read for processing.

Two types


- RAM (random-access)
- ROM (read-only)

binary information is usually stored in groups of bits called "words".



Memory address

Binary	Decimal
00000 ... 0	0
00000 ... 1	1
- - - - 10	2
- - - -	3
- - - -	4
- - - -	5
- - - -	6
- - - -	7
1111111111	1023



Memory Enable

0

1

1

Read/Write

X

0


1


Memory operation


None

Write

Read








Address Multiplexing

RAM

Static RAM (SRAM)

→
↓
Dynamic RAM (DRAM)

SRAM memory cells typically contain six transistors.



contain a single transistor and a capacitor.

disadvantages

~~advantage~~
allows four times
as much memory
as SRAMs or a
given chip size
as ~~gives~~ necessitates
address multiplexing

→ DRAMs

capacitors


discharge with time -

(addressed by refreshing the
dynamic memory))

Cycle through the
words every few
milliseconds to restore
the decaying charge.


are a preferred technology
in compact devices like computers.

the address is applied in two parts - row address and column address
 and 11 bins the address bins are used for both.



address multiplexing


64 K word memory
 64×1024
 $= 2^6 \times 2^{10}$
 $= 2^{16}$
 16 bits
 8 row + 8 column bits



Error detection and correction

↳ to improve the reliability of memory units

→ e.g. a parity bit could be generated and stored along with the word:



An error correcting code generates multiple parity bits that are stored with the data word.

Hamming code

→ most common error-correcting code used in RAMs.

K parity bits are added to an n bit word, forming a word of $(n+K)$ bits.

data word :

4 parity bits

11000100

Bit positions

1	2	3	4	5	6	7	8	9	10	11	12
P₁	P₂	P₃	P₄	P₅	P₆	P₇	P₈	P₉	P₁₀	P₁₁	P₁₂
0	0	1	1	1	0	0	0	1	0	1	0

powers of 2 bit-positions

$P_1 = \text{XOR } (3, 5, 7, 9, 11) = 0 \leftarrow$

$P_2 = \text{XOR } (3, 6, 7, 10, 11) = 0$

$P_4 = \text{XOR } (5, 6, 7, 12) = 1$

$P_8 = \text{XOR } (9, 10, 11, 12) = 1$

Bit position

1 2 3 4 5 6 7 8 9 10 11 12

0 0 1 1 1 0 0 1 0 1 0 0

0 1 1 1 1 0 0 1 0 1 0 0

0 1 1 1 1 0 0 1 0 1 0 0

