


ACOL 215

(Nov. 17<sup>th</sup>)

# Clocked Sequential Circuits

- Registers
- Counter

Registers → group of flip flops  
connected by a common  
clock  
→ each flip-flop can store  
one bit



reset input goes to the active-low R input of the flip flop

↓

when reset is 0 all flip flops are reset asynchronously

The transfer of new inputs into a register is called "loading" the register.


→ if all bits are loaded simultaneously, then it is said that the loading is done in parallel.

If the content of a register must be left unchanged, we must either

- maintain the inputs
- prevent the clock pulse from reaching the circuit.


We will gate  
the data  
path instead

this can be done by  
clock gating → not a good idea




# Shift Registers

A register capable of shifting the binary information held in each cell to its neighboring cell.



# Serial Transfer



clock


shift control

Beginning  
After 1st pulse  
2nd pulse  
3rd pulse  
4th pulse

A  
1011  
1101  
1110  
0111  
1011

B  
0011  
1001  
1100  
0110  
1011

# Serial Addition



# Serial Adder State Table

Present State

Q

0

0

0

0

1

1

1

1

Inputs

x y

0 0

0 1

1 0

1 1

0 0

0 1

1 0

1 1

Next State

Q

1 0

0

0

1

0

1

1

1

Output

S

0

1

1

0

1

0

0

1

flip-flop  
inputs

J<sub>Q</sub> K<sub>Q</sub>

0 X

0 X

0 X

1 X

X 1

X 1

X 0

X 0

X 0

J	K
0	0
0	1
1	0
<u>1</u>	<u>1</u>

$Q(t+1)$   
 $Q(t)$   
 0  
 1  
 $Q'(t)$

Q(t)	Q(t+1)	J K
0	0	0 X
0	L	1 X
<u>1</u>	0	X 1
<u>1</u>	<u>1</u>	X 0

Q

$x'y$

		00	01	11	10
		0	0	0	1
		1	x	x	x
Q					
$x'y$					

Q

$x'y$

		00	01	11	10
		0	1	0	1
		1	0	1	0
Q					
$x'y$					

$$L = Q \oplus x \oplus y$$


$$J_Q = xy$$

$$K_Q = x'y' + (x+y)',$$

Q

$x'y$

		00	01	11	10
		x	x	x	x
		1	0	0	0
Q					
$x'y$					



Exercise  $\Rightarrow$  Implement using D flip flop.