PISA REFERENCE DATA



Category	Name	Fmt	Syntax	Description	Addressing Mode	Opcode	Func
Data	Addition	R	Addp Rd, Rs1, Rs2	Rd = Rs1 + Rs2	Register	000	00
Data	Subtraction	R	Subp Rd, Rs1, Rs2	Rd = Rs1 - Rs2	Register	000	01
Data	Multiplication	R	Mulp Rd, Rs1, Rs2	Rd = Rs1 * Rs2	Register	000	10
Data	Division	R	Divp Rd, Rs1, Rs2	Rd = Rs1 / Rs2	Register	000	11
Data	And	R	Andp Rd, Rs1, Rs2	Rd = Rs1 & Rs2	Register	001	00
Data	Or	R	Orp Rd, Rs1, Rs2	Rd = Rs1 Rs2	Register	001	01
Data	Compare	R	Cmpp Rs1, Rs2	Rs1 ? Rs2	Register	001	10
Data	Addition Immediate	1	Addip Rd, Rs1, Imm	Rd = Rs1 + Imm	Immediate	010	00
Data	Shift Left Logic Immdiate	1	Sllip Rd, Rs1, Imm	$\mathrm{Rd} = \mathrm{Rs1} << \mathrm{Imm}[0:4]$	Immediate	010	01
Data	Shift Right Logic Immdiate	1	Srlip Rd, Rs1, Imm	Rd = Rs1 >> Imm[0:4]	Immediate	010	10
Load/Store	Load Byte	1	Llop Rd, Rs1, Imm	Rd = M[Rs1 + Imm]	Immediate (Base + Offset)	011	00
Load/Store	Load Word	I	Lwp Rd, Rs1, Imm	Rd = M[Rs1 + Imm]	Immediate (Base + Offset)	011	01
Load/Store	Store Byte	S	Sbp Rs2, Rs1, Imm	M[Rs1 + Imm] = Rs2	Immediate (Base + Offset)	100	00
Load/Store	Store Word	S	Swp Rs2, Rs1, Imm	M[Rs1 + Imm] = Rs2	Immediate (Base + Offset)	100	01
Control	Branch Less Than	В	Bltp Dir	$If(Rs1 \le Rs2)PC \mathrel{+=} Imm$	Immediate	101	00
Control	Branch Greater Equal	В	Bgep Dir	If(Rs1 >= Rs2) PC += Imm	Immediate	101	01
Control	Jump	В	Jump Dir	PC += Imm	Immediate	101	10

Basic Instruction Formats

	10	11	TF	16	10	14	13.	12	11	10	0		2		4	3	2	- 1
mat\Bits			19:1	5				14:10)				9:5		4	:3		2:0
₹-type			Rs2					Rs1					Rd		Fur	nct2	0)pco
l-type		In	nm[4	:0]				Rs2					Rd		Fur	nct3	0	poo
3-type			Rs2					Rs3				In	nm[4	:0]	Fur	not4	0	poo
3-type							lm	m[14	:0]						Fur	nct5	0)pco

Register Name And Usage

Register	Nane	Description
хθ	zero	Hard-wired zero
x1	vθ	Function return value
x2-x5	a0-a3	Return values
x6-x15	s0-s9	Saved register
x16-x31	t0-t15	Temporaries