Translation Validation of Transformations of Embedded System Specifications using Equivalence Checking

Kunal Banerjee Supervisors: Prof. C Mandal, Prof. D Sarkar

Dept of Computer Sc & Engg IIT Kharagpur





Motivation

gcc - Frequently Reported Bugs


There are many reasons why a reported bug doesn't get fixed. It might be difficult to fix, or fixing it might break compatibility. Often, reports get a low priority when there is a simple work-around. In particular, bugs caused by invalid code have a simple work-around: fix the code.

(source: http://gcc.gnu.org/bugs/#known)





Translation Validation







Program as a combination of paths

A program can have *infinite* number of computations, a single computation can be *indefinitely long* — **cut loops**.

Representing a program using CDFG


```
q_1
                                                 y < 20/y \Leftarrow y + 1 -/y \Leftarrow 10, z \Leftarrow 1
y := 10;
z := 1;
while ( y < 20 ) {
                                                q3
   y := y + 1;
                                                    -/z \Leftarrow y \times z \qquad -/x \Leftarrow z
   z := y \times z;
                                                                       q_4
x := z;
```


All computations of the program can be viewed as a concatenation of paths.



Example: $p_1.p_3$, $p_1.p_2.p_3$, $p_1.p_2.p_2.p_3$, $p_1.(p_2)^*.p_3 \rightarrow \langle p_1 \rangle \langle p_2 \rangle \langle p_3 \rangle \langle p_4 \rangle \langle p_$ 4 / 26


Equivalence checking of FSMDs: A basic example





- Two Finite State
 Machines with Datapath
 (FSMDs) M_0 and M_1 are
 equivalent if for every
 path in P_0 there is an
 equivalent path in P_1 and vice versa
- Code transformations can make this job difficult
- Paths may be extended, and the path covers are updated accordingly


A major challenge: Code motions across loops



A path, by definition, cannot be extended beyond a loop.



6 / 26



An example of value propagation



$$\begin{array}{cccc}
q_{0,a} & \langle \dots, v_i, \dots, v_j, \dots \rangle \\
 & -/v_i \Leftarrow f(v_n, v_j) & -/v_i \Leftarrow g(v_m) \\
\beta & q_{0,b} & \alpha & -/v_j \Leftarrow h(v_k, v_l) & -/v_j \Leftarrow h(v_k, v_l) \\
q_{0,c} & \langle \dots, f(v_n, v_j), \dots, v_j, \dots \rangle & q_{1,c} & \langle \dots, g(v_m), \dots, v_j, \dots \rangle \\
 & (a) M_0 & (b) M_1
\end{array}$$

An example of value propagation with dependency between propagated values






An erroneous decision taken



$$\begin{array}{c} \langle q_{0,a} \rangle \langle \dots, v_i, \dots, v_j, \dots \rangle \\ -/v_i \Leftarrow f(v_n, v_j) & -/v_i \Leftarrow g(v_m) \\ \beta \langle q_{0,b} \rangle & Q \langle q_{1,b} \rangle \\ -/v_j \Leftarrow h(v_k, v_l) & -/v_j \Leftarrow h(v_k, v_l) \\ q_{0,c} \rangle \langle \dots, f(v_n, v_j), \dots, h(v_k, v_l), \dots \rangle & q_{1,c} \rangle \langle \dots, g(v_m), \dots, h(v_k, v_l), \dots \rangle \\ \beta' \rangle \langle c_1/v_i \Leftarrow v_i + g(v_m) \rangle & Q' \rangle \langle c_1/v_i \Leftarrow v_i + f(v_n, v_j) \\ q_{0,z} \rangle \langle \dots, g(v_m) + f(v_n, v_j), \dots \rangle & q_{1,z} \rangle \langle \dots, g(v_m) + f(v_n, h(v_k, v_l)), \dots \rangle \\ q_{0,z} \rangle \langle \dots, g(v_m) + f(v_n, v_j), \dots \rangle & q_{1,z} \rangle \langle \dots, g(v_m) + f(v_n, h(v_k, v_l)), \dots \rangle \\ q_{0,z} \rangle \langle \dots, g(v_m) + f(v_n, v_j), \dots \rangle & q_{1,z} \rangle \langle \dots, g(v_m) + f(v_n, h(v_k, v_l)), \dots \rangle \\ q_{0,z} \rangle \langle \dots, g(v_m) + f(v_n, v_l), \dots \rangle & q_{1,z} \rangle \langle \dots, g(v_m) + f(v_n, h(v_k, v_l)), \dots \rangle \\ q_{0,z} \rangle \langle \dots, g(v_m) + f(v_n, v_l), \dots \rangle & q_{1,z} \rangle \langle \dots, g(v_m) + f(v_n, h(v_k, v_l)), \dots \rangle \\ q_{0,z} \rangle \langle \dots, g(v_m) + f(v_n, v_l), \dots \rangle & q_{1,z} \rangle \langle \dots, g(v_m) + f(v_n, h(v_k, v_l)), \dots \rangle \\ q_{0,z} \rangle \langle \dots, g(v_m) + f(v_n, v_l), \dots \rangle & q_{1,z} \rangle \langle \dots, g(v_m) + f(v_n, h(v_k, v_l)), \dots \rangle \\ q_{0,z} \rangle \langle \dots, g(v_m) + f(v_n, v_l), \dots \rangle & q_{1,z} \rangle \langle \dots, g(v_m) + f(v_n, h(v_k, v_l)), \dots \rangle \\ q_{0,z} \rangle \langle \dots, g(v_m) + f(v_n, v_l), \dots \rangle & q_{1,z} \rangle \langle \dots, g(v_m) + f(v_n, h(v_k, v_l)), \dots \rangle \\ q_{0,z} \rangle \langle \dots, g(v_m) + f(v_n, v_l), \dots \rangle & q_{1,z} \rangle \langle \dots, g(v_m) + f(v_n, h(v_k, v_l)), \dots \rangle \\ q_{0,z} \rangle \langle \dots, g(v_m) + f(v_n, v_l), \dots \rangle & q_{1,z} \rangle \langle \dots, g(v_m) + f(v_n, h(v_k, v_l)), \dots \rangle \\ q_{0,z} \rangle \langle \dots, g(v_m) + f(v_n, v_l), \dots \rangle & q_{1,z} \rangle \langle \dots, g(v_m) + f(v_n, h(v_k, v_l)), \dots \rangle \\ q_{0,z} \rangle \langle \dots, g(v_m) + f(v_n, v_l), \dots \rangle & q_{1,z} \rangle \langle \dots, g(v_m) + f(v_n, h(v_k, v_l), \dots \rangle \\ q_{1,z} \rangle \langle \dots, g(v_m) + f(v_n, h(v_k, v_l), \dots \rangle \\ q_{1,z} \rangle \langle \dots, g(v_m) + f(v_m, h(v_k, v_l), \dots \rangle \\ q_{1,z} \rangle \langle \dots, g(v_m) + f(v_m, h(v_k, v_l), \dots \rangle \\ q_{1,z} \rangle \langle \dots, g(v_m) + f(v_m, h(v_k, v_l), \dots \rangle \\ q_{1,z} \rangle \langle \dots, g(v_m) + f(v_m, h(v_k, v_l), \dots \rangle \\ q_{1,z} \rangle \langle \dots, g(v_m) + f(v_m, h(v_k, v_l), \dots \rangle \\ q_{1,z} \rangle \langle \dots, g(v_m) + f(v_m, h(v_k, v_l), \dots \rangle \\ q_{1,z} \rangle \langle \dots, g(v_m, h(v_k, v_l), \dots \rangle \\ q_{1,z} \rangle \langle \dots, g(v_m, h(v_k, v_l), \dots \rangle \\ q_{1,z} \rangle \langle \dots, g(v_m, h(v_k, v_l), \dots \rangle \\ q_{1,z} \rangle \langle \dots, g(v_m, h(v_k$$

Correct decision taken






At the reset states








At the beginning of the loops








At the end of the loops









At the end states






Experimental Results – 1







- C. Mandal, and R. M. Zimmer, "A Genetic Algorithm for the Synthesis of Structured Data Paths," VLSI Design (2000)
- R. Camposano, "Path-based Scheduling for Synthesis," TCAD (1991)
- S. Gupta, N. Dutt, R. Gupta, and A. Nicolau, "SPARK: A High-Level Synthesis Framework for Applying Parallelizing Compiler Transformations," VLSI Design (2003)

Experimental Results – 1 (contd.)

Benchmarks	Original	FSMD	Transfo	rmed FSMD	#Variable		#across	Maximum	Time	(ms)
	#state	#path	#state	#path	com	uncom	loops	mismatch	PE	VP
BARCODE	33	54	25	56	17	0	0	3	20.1	16.2
DCT	16	1	8	1	41	6	0	6	6.3	3.6
DIFFEQ	15	3	9	3	19	3	0	4	5.0	2.6
EWF	34	1	26	1	40	1	0	1	4.2	3.6
LCM	8	11	4	8	7	2	1	4	-	2.5
IEEE754	55	59	44	50	32	3	4	3	-	17.7
LRU	33	39	32	38	19	0	2	2	-	4.0
MODN	8	9	8	9	10	2	0	3	5.6	2.5
PERFECT	6	7	4	6	8	2	2	2	-	0.9
QRS	53	35	24	35	25	15	3	19	-	15.9
TLC	13	20	7	16	13	1	0	2	9.1	4.1

- ★ K Banerjee et al., "A Value Propagation Based Equivalence Checking Method for Verification of Code Motion Techniques," ISED 2012.
- ★ K Banerjee et al., "Verification of Code Motion Techniques using Value Propagation," IEEE TCAD 2014.



Verifying Code Motions of Array-Handling Programs

The FSMD model does not provide formalism to capture arrays. Steps taken to overcome this limitation:

- Proposed a new model, namely Finite State Machine with Datapath having Arrays (FSMDA), which allows representation of data computation involving arrays using McCarthy's access/change functions
- Improvised the normalization process to represent arithmetic expressions involving arrays in normalized forms
- Updated the previously mentioned equivalence checking method to accommodate extra rules for propagation of index and array variables
- $\hfill \square$ Detected a bug in the implementation of copy propagation for array variables in the SPARK compiler.
- ★ K Banerjee et al., "Extending the FSMD Framework for Validating Code Motions of Array-Handling Programs," IEEE TCAD 2014.



Deriving Bisimulation Relations from Path Based Equivalence Checkers

	Bisimulation based verification		Path based equivalence checking
√	Conventional	×	Unconventional
✓	Can handle loop shifting	×	Cannot handle loop shifting
×	Limited support for non-structure	✓	Adept in handling non-structure
	preserving transformations		preserving transformations
×	Termination not guaranteed	✓	Termination guaranteed

★ K Banerjee et al., "Deriving Bisimulation Relations from Path Extension Based Equivalence Checkers," WEPL 2015.



A major challenge: Loop transformations for arrays


Loop and arithmetic transformations are used extensively to gain speed-ups (parallelization), save memory usage, reduce power, etc.

For array operations, **equivalence of data transformations and index spaces** have to be ensured.

} } } }



Array Data Dependence Graphs (ADDGs)



- Array data dependence graph (ADDG) model can capture array intensive programs [Shashidhar et al., DATE 2005]
- ADDGs have been used to verify static affine programs
- Equivalence checking of ADDGs can verify loop transformations as well as arithmetic transformations





Two equivalent array-handling programs

Loop fusion and arithmetic simplification

```
for ( i = 1; i <= N; i++ ) {
    t1[i] = a[i] + b[i];
}
for ( j = N; j >= 1; j-- ) {
    t2[j] = a[j] - b[j];
}
for ( k = 0; k < N; k++ ) {
    z[k+1] = t1[k+1] + t2[k+1];
}</pre>
```

```
for ( i = 1; i <= 100; i++ ) { out[i-1] = in[i+1]; }
```

Jargons:

Iteration domain: Domain of the index variable. $\{i \mid 1 \le i \le 100\}$


Definition domain: Domain of the (lhs) variable getting defined. $\{i \mid 0 \le i \le 99\}$

Operand domain: Domain of the operand variable. $\{i \mid 2 \le i \le 101\}$

Feb 5, 2015

ADDGs are constructed in reverse order, from the output array towards the input array(s).

```
for ( i = 1; i <= N; i++ ) {
   t1[i] = a[i] + b[i];
}
for ( j = N; j >= 1; j-- ) {
   t2[j] = a[j] - b[j];
}
for ( k = 0; k < N; k++ ) {
   z[k+1] = t1[k+1] + t2[k+1];
}</pre>
```




ADDG-1

$$_{I}M_{z} = \{k \to k + 1 \mid 0 \le k \le N - 1\} = _{I}M_{t1} = _{I}M_{t2}$$
 $_{z}M_{t1} = _{I}M_{z}^{-1} \diamond_{I}M_{t1} = \{k \to k \mid 1 \le k \le N\} = _{z}M_{t2}$
 $_{x_{0}} : z = t1 + t2$



ADDGs are constructed in reverse order, from the output array towards the input array(s).

```
for ( i = 1; i <= N; i++ ) {
  t1[i] = a[i] + b[i];
}
for ( j = N; j >= 1; j-- ) {
  t2[j] = a[j] - b[j];
}
for ( k = 0; k < N; k++ ) {
  z[k+1] = t1[k+1] + t2[k+1];
}</pre>
```



ADDG-1

 $_{t2}M_a = \{j \to j \mid 1 \le j \le N\} = {}_{t2}M_b$ $_zM_{t1} = \{k \to k \mid 1 \le k \le N\} \quad {}_zM_a = \{j \to j \mid 1 \le j \le N\} = {}_zM_b$ $_{t_0} : z = t1 + (a - b)$




ADDGs are constructed in reverse order, from the output array towards the input array(s).

```
for (i = 1; i \le N; i++)
 t1[i] = a[i] + b[i]
for (j = N; j >= 1; j--) {
 t2[i] = a[i] - b[i]
for (k = 0; k < N; k++)
 z[k+1] = t1[k+1] + t2[k+1]:
```

$${}_{t1}M_a = \{i \rightarrow i \mid 1 \le i \le N\} = {}_{t1}M_b$$
$${}_{z}M_a = \{k \rightarrow k \mid 1 \le k \le N\} = {}_{z}M_b$$

$$r_{\alpha}: z = (a+b) + (a-b) = 2*a$$
 – simplification possible since domains match



ADDG-1

```
for ( i = 1; i <= N; i++ ) {
  z[i] = 2 * a[i];
}</pre>
```

$$I_{M_z} = \{i \to i \mid 1 \le i \le N\} = I_{M_a}$$

$$I_{Z_i} M_a = \{i \to i \mid 1 \le i \le N\}$$

$$I_{Z_i} Z_i = 2 * a$$




ADDG-





Equivalence of ADDGs



Two ADDGs are said to be **equivalent** if their characteristic formulae – r_{α} and r_{β} , and corresponding mappings between the output arrays wrt input array(s) – $_{z}M_{a}^{\alpha}$ and $_{z}M_{a}^{\beta}$, match.


Hence, these two ADDGs are declared equivalent.

★ ISVLSI 2011, I-CARE 2013 (Best Paper Award), IEEE TCAD 2013.



Handling recurrences

```
for ( i = 1; i < N; i++ ) {
  B[i] = C[i] + D[i];
}
for ( i = 1; i < N; i++ ) {
  A[i] = A[i-1] + B[i];
}
for ( i = 1; i < N; i++ ) {
  Z[i] = A[i];
}</pre>
```




Presence of recurrences leads to cycles in the ADDG and hence a closed form representation of r_{α} cannot be obtained.





Remedy – Separate DAGs from cycles

```
for ( i = 1; i < N; i++ ) {
 B[i] = C[i] + D[i]:
for ( i = 1; i < N; i++ ) {
 A[i] = A[i-1] + B[i];
for ( i = 1; i < N; i++ ) {
 Z[i] = A[i];
```



ADDG

Try to establish equivalence of the *separated* ADDG portions.




An illustrative example


A pair of programs involving recurrences

```
S1: A[0] = In[0];
for (i = 1; i < N; ++i) {
    S2: A[i] = f(In[i]) + g(A[i-1]);
    S3: Out = A[N-1];
    S3: C[i] = g(A[i-1]);
    S4: B[i] = g(A[i-1]);
    S5: C[i] = f(In[i]);
    S5: C[i] = f(In[i]);
    S6: A[i] = B[i] + C[i];
}</pre>
```



ADDGs with cycles











ADDGs with cycles (contd.)











ADDGs without cycles











ADDGs without cycles (contd.)







S1: A[0] = In[0];



ADDGs without cycles (contd.)





for (i = 1; i < N; ++i)
 A[i] = f(In[i]) + g(A[i-1]);</pre>



ADDG-2

ADDGs without cycles (contd.)





Out = A[N-1]; S7:





Experimental Results – 2

SI		C lines		loops		arrays		slices		Exec time	Exec time	Exec time
No	Benchmark	src	trans	src	trans	src	trans	src	trans	(sec) [TOPLAS]	(sec) [TCAD]	(sec) [Our]
1	ACR1	14	20	1	3	6	6	1	1	0.18	0.76	0.55
2	LAP3	12	28	1	4	2	4	1	2	0.28	9.25	4.40
3	LIN1	13	13	3	3	4	4	2	2	0.12	0.62	0.52
4	LIN2	13	16	3	4	4	4	2	3	0.13	0.74	0.41
5	SOR	26	22	8	6	11	11	1	1	0.18	1.08	0.86
6	WAVE	17	17	1	2	2	2	4	4	0.31	6.83	3.82
7	ACR2	24	14	4	1	6	6	2	1	×	0.98	0.47
8	LAP1	12	21	1	3	2	4	1	1	×	2.79	1.06
9	LAP2	12	14	1	1	2	2	1	2	×	4.82	1.67
10	LOWP	13	28	2	8	2	4	1	2	×	9.17	3.90
11	SOB1	27	19	3	1	4	4	1	1	×	1.79	0.85
12	SOB2	27	27	3	3	4	4	1	1	×	1.85	1.08
13	EXM1	8	15	1	1	3	5	2	4	0.16	×	2.60
14	EXM2	8	13	1	1	3	5	2	3	0.12	×	2.12
15	SUM1	13	18	3	3	5	6	2	4	×	×	2.56
16	SUM2	13	20	3	4	5	7	2	4	×	×	2.68

★ K Banerjee, "An Equivalence Checking Mechanism for Handling Recurrences in Array-Intensive Programs," POPL-SRC 2015.



Thank you!

http://cse.iitkgp.ac.in/~kunban/

kunalb@cse.iitkgp.ernet.in



