

#### BITS, PILANI – K. K. BIRLA GOA CAMPUS

## **Operating Systems**

by

#### Dr. Shubhangi



### Synchronization

# Hardware Solutions

**Disabling Interrupts**: Works for the Uni Processor case only. WHY?

**Atomic test and set**: Returns parameter and sets parameter to true atomically.

```
while ( test_and_set ( lock ) );
/* critical section */
lock = false;
```

Example of Assembler code:

```
GET_LOCK: IF_CLEAR_THEN_SET_BIT_AND_SKIP <br/>
BRANCH GET_LOCK  /* set failed */
------ /* set succeeded */
```

Must be careful if these approaches are to satisfy a bounded wait condition - must use round robin - requires code built around the lock instructions.

# Hardware Solutions

```
waiting[N];
Boolean
                                              Takes on values from 0 to N - 1 */
int
Boolean
                      key;
do {
                                  ENTRY CODE
               = TRUE:
waiting[i]
key
while( waiting[i] && key
key = test_and_set( lock ); /* Spin lock
waiting[i] = FALSE; → now no longer interested in enteroing the critical section
           /***** CRITICAL SECTION
i = (i + 1) \mod N;
while ( ( j != i ) && ( ! waiting[j])
           j = (j + 1) \% N:
if (j == i)
                                                                        Using Hardware
           lock = FALSE; - if in one cycle it would not find any hi
                                                                         Test_and_set.
else
           waiting[j] = FALSE; __ thit found any waiting[j] = false before j==i,
/****** REMAINDER SECTION ******/
Let book = buse; a
} while (TRUE);
                                  6: Process Synchronization
```

Po P, P <sub>2</sub>	Pn	Assume that P. trice to enter when P2 in C1.
waiting[i] waiting[i] waiting[i] waiting[i] waiting[i]		
indipularly that these processes	y Local variables	Po P1 Pn
will not be willing to only it to be and a the political feether	Juntarios conta	F T F
No. 1 Co	140.	
Whenever fa they want to	at p global variables	T T .: while ( key by: NaiHyCi])
enter, they will nake		kiy with
their waiting value fall	<del></del>	( key = TSL( & LOCK)
and ky house work	- mitial value.	rv= *(wck) = True
<b>₩</b>		Locks true
OF KEY AND LOCK		return rv == neoun True
OF FOLLYING FOCE		a T T : should have come
		1 1 stuce in write stop since
Assume that Pe wants to	entle.	ky bock (key 8.2 nalting[1]) is still ball
Po P1 P2	Pn	: Pi cannot eneur Cl when Pz
wairing[i] F F T	F	is observed there.
T F you & a	maitina[2] = true.	
F E : Key & & &	77. (0/04/4)	: , mutually exclusive
0 200 120	= 12 C X (00CF)	J. M. C. J. Grands
	1V = * ( lock)	
	rv= false	
i. before P, enters Cl,	set lock= true	
	sustant == return false	
Po Pi P2 Pm		
waiting (i) F F F F		
F T > .°, while	of P2 is exit	
key lock	con order CC.	

	Assume that n=4, i= 0	
CHECKING FOR PROGRESS	Assume that n=4, i=2 j=(i+1)%4=3%4=2	but Pr win eventuary enter even
	j= 3	of other processes exist that
case 1:	while (i + j & & [waiting [j])	want to enter right after
waiting: T, key=T ⇒ process name	waiting [3] = false	
waiting = T, key = T ⇒ process nante Case 2: to enter Cl		P2 enits
Woulting 2 T, key = F > for the very first  process.  (exactly before it enters. Crinical section)  wauting = F, key = T/F  in this case also it can enter Cs.	but Pair not in maithin State.	
process	but P3 is not in Naitrig State	BOUNDED WAIT ACHIEVED
(exactly before it enters Crinical section)	int gives twen to Po	
Martina = F Key = T/F		
in this case also it	→ Po is trying to enter Cs: Waiting [o]=True	; o for the first iteration we have atleast
can enter ce	waiting (0) waiting (1) waiting (2) waiting (3)	
Po Pi Pn F F	waiting (0) waiting (1) waiting (2) waiting (3)	1 buy wait condution
Po Pr Pn F F Lock Premas-		Busy wait is not desirable because it leads:
Prenties -	T T Lock	wastage in CPU cycles.
Po P1 P2 Pn T F	0	
Po P1 P2 Pn T F ky Lock	ky = bue and waiting[o]=T and lock=T	
while ( key & & waiting [2]) . Tr ( & (set)		
while (key & & waiting [2]) key= TSL (& lock)	1 1 1 6 6 7	
	of waiting [o]=T, then j=0; i=2	
to the table of table o	: waiting Co] = F/	
Po P1 P2 · · · · Pn [F] [T]  F F T · · · · · F key lock	, , po bounts out of woop	
:. while breaks, and waiting [2] = F	since waiting [0] & & key = false	
	eince Waiting [0] & & key = false  False  False	
F F F F Key lock	". Po ensers critical Section	
xey touc		
	if only allows to enter 18 again	
	no other process wants to enter.	

### **Swap Instruction**

```
Definition:
void Swap (boolean *a, boolean *b)
 boolean temp = *a;
 *a = *b;
 *b = temp:
```

### Mutual exclusion using Swap

- Shared (global) Boolean variable lock initialized to FALSE;
- Each process has a local Boolean variable key.

```
(1) Poublem with Bounded Wait again

    Solution:

                         2) Not portable: Architecture dependant
while (true) {
                                      (Hardware Solution)
  key = TRUE;
       while ( key == TRUE)
      Swap (&lock, &key);
              // critical section
       lock = FALSE;
              // remainder section
```

# Current Hardware Dilemmas

We first need to define, for multiprocessors:

```
caches,
shared memory (for storage of lock variables),
write through cache,
write pipes.
```

The last software solution we did ( the one we thought was correct ) may not work on a cached multiprocessor. Why? { Hint, is the write by one processor visible immediately to all other processors?}

| Why? { Hint, is the write by one processor visible immediately to all other processors?} | Why? | Why with reflecting value | Week | Key | Week | Week | Key | Week | Key | Week | Key | Week | Week | Key | Week | We

What changes must be made to the hardware for this program to work?

# Current Hardware Dilemmas


Does the sequence below work on a cached multiprocessor?

Initially, location **a** contains A0 and location **b** contains B0.



A

- a) Processor 1 writes data A1 to location a.
- b) Processor 1 sets **b** to B1 indicating data at **a** is valid.
- c) Processor 2 waits for **b** to take on value B1 and loops until that change occurs.
- d) Processor 2 reads the value from **a**.



Bo

What value is seen by Processor 2 when it reads a?

How must hardware be specified to guarantee the value seen?

a: A0

b: B0

# Current Hardware Dilemmas

We need to discuss:

Write Ordering: The first write by a processor will be visible before the second write is visible. This requires a write through cache.

**Sequential Consistency**: If Processor 1 writes to Location a "before" Processor 2 writes to Location b, then a is visible to ALL processors before b is. To do this requires NOT caching shared data.

The software solutions discussed earlier should be avoided since they require write ordering and/or sequential consistency.

# Current Hardware Dilemmas

Hardware test and set on a multiprocessor causes

- an explicit flush of the write to main memory and
- •the update of all other processor's caches.

Imagine needing to write all shared data straight through the cache.

With test and set, **only** lock locations are written out explicitly.

In not too many years, hardware will no longer support software solutions because of the performance impact of doing so.

#### **Semaphores**

#### **PURPOSE:**

We want to be able to write more complex constructs and so need a language to do so. We thus define semaphores which we assume are atomic operations:

```
WAIT (S):

while (S \le 0); Busy Waiting S = S - 1;

while S = S - 1;
```

As given here, these are not atomic as written in "macro code". We define these operations, however, to be atomic (Protected by a hardware lock.)

```
FORMAT:

wait ( mutex ); <--- Mutual exclusion: mutex init to 1.


CRITICAL SECTION

signal( mutex );

REMAINDER
```

#### **Semaphores**

Semaphores can be used to force synchronization (precedence) if the **preceder** does a signal at the end, and the **follower** does wait at beginning. For example, here we want P1 to execute before P2.



#### **Semaphores**

We don't want to loop on busy, so will suspend instead:

- Block on semaphore == False,
- Wakeup on signal (semaphore becomes True),
- There may be numerous processes waiting for the semaphore, so keep a list of blocked processes,
- Wakeup one of the blocked processes upon getting a signal ( choice of who depends on strategy ).

To PREVENT looping, we redefine the semaphore structure as:

#### **Semaphores**

```
2 -> non binary
.: "coulding semaphone"
```

```
int value;
struct process *list; /* linked list of PTBL waiting on S */
} SEMAPHORE;
```

```
SEMAPHORE s;

wait(s) {

s.value = s.value - 1;

if ( s.value < 0 ) {

add this process to s.L;

block;

}

wakeup(P);

howelds book.

SEMAPHORE s;

signal(s) {

s.value = s.value + 1;

if ( s.value <= 0 ) {

remove a process P from s.L;

wakeup(P);

}

multiple semaphores multiple blocked

Queuel.

}
```

- It's critical that these be atomic in uniprocessors we can disable interrupts, but in multiprocessors other mechanisms for atomicity are needed.
- Popular incarnations of semaphores are as "event counts" and "lock managers". (We'll talk about these in the next chapter.)