



VHDL Design Lab

Experiment - 3

I Pre-lab Questions

1. Draw the Simple model of FSM and ASM.

Soln.



2. What is the basic algorithm of Sequence detector?

Soln.

Step 1: Initialize the state of the detector.

Step 2: Read the next input symbol or bit.

Step 3: Based on the Current state / input symbol / bit, determine the next state of the detector.

Step 4: Check if the next state represents the complete sequence of input (symbols / bits).

Step 5: If a sequence is detected, generate an output signal.

Step 6: Repeat steps 2-5 for the remaining input symbols / bits.

3. What is the difference between Mealy and Moore Model.

Soln.


A mealy machine changes its output on the basis of its present state and current input. A moore machine output depends only on the current state. It does not depend on the current input.

4

What is The ASM chart and what are its main Components?

Ans:

An ASM chart is a special type of flow chart that is used to describe the sequential operations of a digital circuit. It has four main components: (i) State name, (ii) State box, (iii) Decision box, (iv) Conditional output box.



II

Post-Lab Questions

1. Write Verilog Code to implement an FSM using Moore Machine

Module moore_seq (moout, moae, in, rst, clk),
 output reg [3:0] moae;
 output reg moout;
 input in, rst, clk;
 always @(posedge clk, rst) begin
 if (rst)
 begin
 moae <= 4'b000;
 moout <= 0; end
 else begin
 case (moae) 4'b000 : begin
 if (in == 1) moae <= 4'b0001;
 moout <= 0;
 end
 4'b0001 : begin if (in == 1)
 moae <= 4'b0011; else moae <= 4'b0000; end
 4'b0011 : begin if (in == 1)
 begin moae <= 4'b1111, moout <= 1;
 end
 else begin moae <= 4'b0100, moout <= 0;
 end; end
 4'b1111 : begin if (in == 0)
 begin moae <= 4'b0000;
 moout <= 0;
 end
 end
 end
 end

endcase

End module

RESULT

A Finite State Machine and Algorithmic State Machine
were studied and designed using Verilog by simulating
and synthesizing using FEA tools

Q. No. 21/4/23