
I Pre-hat Overstions

Idn.

List the types of Jesign methodologies by Jigithal Jesign with on example.

There are two box types of digital festion methodologies i) The down design methodology

i) Bottom of design methodology



I Chie the difference between module and module instance.

In when a module it in wheel, veriling creates a unique object from the template Each object has its own name, variable from etc. and I/o interface the process of Creating objects from a module template is called instantation and the objects of Called instances

What are built in gate primitives?

Ash Voiles provides a Blandon's Jet Ab primitives, prehas and, ment as no and not as a part of the amonge these one note Commonly known as boild in primitives

Give the one of not, they and usive data types

NETS: the nets variable telephologists to physical Connection forward Structural contition those variables to not stoke values (Sweet times) they have the value of their which changes consistently by the things circuit

teg. Can be used to create tegisters in procedure Works
thus it can get begin value.
Link refulents a network of Connection with each connection or the
things while cen paperty to be peopled value Goog then on the Dat


Declare the Coelowing Uniables in Venlog. An 864 lects not called a in Sen wire E7:0] ain; An intiger Called Cout 6) Soln. integer Cati An array acted flags, Contains integer type values. 0) Sen inter tobys [0:19]; A paremeter cade-see great 6 512 Son. parameter Cache size - sizi

(2)

I Post- Lab Questions

Draw the block diagram of 4x16 decades Use 3x8 Seader to design 4x16 decades using got level modelling.

Soln-



Gate herel Modeling program

Module Dec 368 (A, E, D);

input [2:0] A;

input E;

output [7:0] D;

assign D[0] = E & NA[2] & NAP[1] & NA Co];

assign D[1] = E & NA[2] & NAP[1] & A Eo];

assign D[2] = E & NA[2] & NAP[1] & A Co];

assign D[3] = E & NA[2] & A[1] & NA Co];

assign D[4] = E & A[2] & NA[1] & NA Co];

assign D[4] = E & A[2] & NA[1] & NA[0];

assign D[6] - E & A[2] & NA[1] & NA[0];

assign D[7] = E & A[2] & A[1] & NA[0];

assign D[7] = E & A[2] & A[1] & NA[0];

assign D[7] = E & A[2] & A[1] & NA[0];

assign D[7] = E & A[2] & A[1] & NA[0];

assign D[7] = E & A[2] & A[1] & A[1] & A[0];

and massign;

Module Dec4 to 16 CA, D);

input [3:0] A

output [15:0] D;

Dec3 to 8 dec1 (A(A[2:0], E(AC3)), P(PCH 8]));

Dec3 to 8 dec2 (A(A[2:0], E(AC3)), D(DE7:0]));

end module;

RESULT:

Realization of Combinational and Sequential Circuits using Gate-Level and Data Claw Modelity using Modelism is force and output is verified.

May 1412/23