VLSI Design Lab Experiment - 4

I Pk- Lab Ovestions:

1. Write the expression on propagate and generate term in CLA

Soln Carry Propagate Pi= Ai @ Bi

Carry Generat = Ai Bi

2 List the efficient method B+ implementing 64-adder using CLA Technique.

boln. We the some design as the 16 bit CLA adder.

I Post-Lab Questions

Soln.

Soln.

1. Compose the area, Jelay and paver report of tipple Carry and Carry look-ahead adder in Xilvan ISE. Create a Composition

Chart of justily the results.

	Ripple Carry Adder	Carry look ahead adder
Atea	Latger	Smo tlet
Delay	Slove	Fastar
Power	Lower	Higher.

2. List the application of CLA in VLSI Design.

A Carry-look ahead adder improves shoot by heading the amount of time required to elemente any bits. It carry link wheat after Calculates are at more Carries to gove the Sum, which helves the wait time to Calculate the hesvet of the Carrier value bits of the Calculate the hesvet of the Carrier value bits of the Calculate the hesvet of the

Prefare the Synthesis Start of a 4-6+3, CLA. A. Soln. J 53 Sz BIA GAS CO Bo to co TIMIL Combination Combinton Combrata Court FA FA FA On tetiming mechanism improve the speed butter in CLA architecture? Yes Retining is a technique used in Jigital Cituit Jestso to optimise the timing of a cituat by moving to In. and Combinational Agic block within the Cituit priminizing to Critical forth delay. RESULT: This, the design of a 4-bit Gary Look Ahead added Citait was Simulated in Vetilog and Synthesized Using EDA tool.

(2)