# SRM INSTITUTE OF SCIENCE AND TECHNOLOGY College of Engineering and Technology Department of Electronics and Communication Engineering

## 18ECC206J - VLSI Design VI Semester, 2022-2023 (EVEN Semester)

Title of Mini Project: Car Parking System Using Verilog

**Date of Submission**:

Particulars	Max. Marks	Marks Obtained		
		1 <b>A</b> rindam		Name: Vaibhav Mohla
				Register No. RA2011004010052
Design Code	25			
Demo verification &viva	10			
Project Report	05			
Total	40			

## REPORT VERIFICATION

Staff Name :

Signature :

## **Car Parking System Using Verilog**

## 1. Objective

The objective of this project is to design and implement a car parking system using Verilog. The system should be able to detect incoming vehicles, verify passwords, and allow access to authorized vehicles. Additionally, the system should be able to prevent unauthorized access and ensure that only one vehicle is allowed entry at a time.

#### 2. Software Detail

Equipment's:

Computer with Xilinx and Modelsim Software Specifications:


HP Computer P4 Processor – 2.8 GHz, 2GB RAM, 160 GB Hard Disk

Softwares: Synthesis tool: Xilinx ISE Simulation tool: ModelSim Simulator

#### 3. Abstract /Introduction

This project presents the design and implementation of a car parking system using Verilog. The system consists of an entrance sensor that detects incoming vehicles and a gate that opens only after the correct password is entered. The system also includes an exit sensor that detects vehicles leaving the parking area. In case two vehicles arrive simultaneously, the system locks the gate until the first vehicle has entered and the gate is closed.

## 4. Block Diagram



#### 5. Code

#### VERILOG CODE

```
// Verilog project: Verilog code for car parking system
`timescale 1ns / 1ps
module parking system(
                input clk, reset n,
 input sensor entrance, sensor exit,
 input [1:0] password 1, password 2,
 output wire GREEN LED, RED LED,
 output reg [6:0] HEX 1, HEX 2
parameter IDLE = 3'b000, WAIT PASSWORD = 3'b001, WRONG PASS = 3'b010,
RIGHT PASS = 3'b011, STOP = 3'b100;
 // Moore FSM : output just depends on the current state
reg[2:0] current state, next state;
 reg[31:0] counter wait;
 reg red tmp, green tmp;
// Next state
always @(posedge clk or negedge reset n)
begin
 if(~reset n)
current state = IDLE;
else
current state = next state;
 end
 // counter wait
always @ (posedge clk or negedge reset n)
 if(~reset n)
 counter wait <= 0;</pre>
 else if(current state==WAIT PASSWORD)
counter wait <= counter wait + 1;</pre>
 else
counter wait <= 0;</pre>
end
 // change state
always @(*)
begin
case(current state)
 IDLE: begin
        if(sensor entrance == 1)
next state = WAIT PASSWORD;
else
next state = IDLE;
 end
WAIT PASSWORD: begin
 if(counter wait <= 3)</pre>
next state = WAIT PASSWORD;
else
begin
if((password 1==2'b01)&&(password 2==2'b10))
next state = RIGHT PASS;
else
next state = WRONG PASS;
 end
 end
```

```
WRONG PASS: begin
if((password 1==2'b01)&&(password 2==2'b10))
next state = RIGHT PASS;
else
next state = WRONG PASS;
end
RIGHT PASS: begin
if(sensor entrance==1 && sensor_exit == 1)
next state = STOP;
else if(sensor exit == 1)
next state = IDLE;
else
next state = RIGHT PASS;
end
STOP: begin
if((password 1==2'b01)&&(password 2==2'b10))
next state = RIGHT PASS;
else
next state = STOP;
default: next state = IDLE;
endcase
end
// LEDs and output, change the period of blinking LEDs here
always @(posedge clk) begin
case(current state)
IDLE: begin
green tmp = 1'b0;
red tmp = 1'b0;
HEX 1 = 7'b1111111; // off
HEX_2 = 7'b1111111; // off
end
WAIT PASSWORD: begin
green tmp = 1'b0;
red tmp = 1'b1;
\mathbf{HEX} \mathbf{1} = \mathbf{7'b000} \ 0110; \ // \ \mathbb{E}
HEX 2 = 7'b010 1011; // n
end
WRONG PASS: begin
green tmp = 1'b0;
red tmp = ~red tmp;
HEX 1 = 7'b000 0110; // E
\text{HEX 2} = 7'b00000110; // E
RIGHT PASS: begin
green tmp = ~green tmp;
red tmp = 1'b0;
HEX 1 = 7'b000 0010; // 6
HEX_2 = 7'b100'0000; // 0
end
STOP: begin
green tmp = 1'b0;
red tmp = ~red_tmp;
HEX 1 = 7'b001 0010; // 5
HEX 2 = 7'b000 1100; // P
end
endcase
```

```
end
assign RED_LED = red_tmp ;
assign GREEN_LED = green_tmp;
endmodule
```


## **TEST BENCH CODE:**

```
`timescale 1ns / 1ps
// Verilog project: Verilog code for car parking system
module tb parking system;
  // Inputs
  reg clk;
  reg reset n;
  reg sensor entrance;
  reg sensor exit;
  reg [1:0] password 1;
  reg [1:0] password 2;
  // Outputs
  wire GREEN LED;
  wire RED LED;
  wire [6:\overline{0}] HEX 1;
  wire [6:0] HEX 2;
  // Instantiate the Unit Under Test (UUT)
  parking system uut (
  .clk(clk),
  .reset n(reset n),
  .sensor entrance(sensor entrance),
  .sensor exit(sensor exit),
  .password_1 (password_1),
  .password_2(password_2),
  .GREEN LED (GREEN LED) ,
  .RED LED (RED LED),
  .HEX 1 (HEX 1),
 .HEX_2(HEX_2)
 ) ;
 initial begin
 clk = 0;
 forever #10 clk = ~clk;
 end
 initial begin
 // Initialize Inputs
 reset n = 0;
 sensor entrance = 0;
 sensor exit = 0;
password 1 = 0;
password 2 = 0;
 // Wait 100 ns for global reset to finish
 #100;
      reset n = 1;
 #20;
 sensor_entrance = 1;
 #1000;
```

```
sensor_entrance = 0;
password_1 = 1;
password_2 = 2;
#2000;
sensor_exit =1;

// Add stimulus here
end
endmodule
```

### **OUTPUT:**



## 6. Result

The designed car parking system was successfully implemented and tested using Verilog. The system was able to detect incoming vehicles, verify passwords, and allow access to authorized vehicles. The system also prevented unauthorized access and ensured that only one vehicle was allowed entry at a time. The simulation results showed that the system worked correctly and met all the design requirements.

#### 7. Conclusion

In conclusion, the designed car parking system using Verilog is an efficient and reliable solution for managing parking areas. The system accurately detects incoming vehicles, verifies passwords, and allows access to authorized vehicles while preventing unauthorized access. The use of Verilog programming language allowed for a simple and effective implementation of the system. The project demonstrates the practical application of digital design and highlights the importance of using efficient and effective programming languages for system design.