

VLSI Lab


Experiment - I

I Pre-lab Questions

1. List the types of design methodologies for digital design with an example.

Soln: There are two basic types of digital design methodologies

- i) Top-down design methodology
- ii) Bottom-up design methodology



2. Give the difference between module and module instance?

Soln: When a module is invoked, Verilog creates a unique object from the template. Each object has its own name, variable parameter, and I/O interface. The process of creating objects from a module template is called instantiation and the objects are called instances.

3. What are built-in gate primitives?

Soln: Verilog provides a standard set of primitives, such as and, nand, or, nor and not as a part of the language. These are also commonly known as built-in primitives.

4. Give the use of net, reg and wire data types.

Soln: NETS - The net variable represents the physical connection between structural entities. These variables do not store values (except trizzz). They have the value of their which changes consistently by the driving circuit.

reg - Can be used to create registers in procedural blocks. Thus it can store some value.

A wire represents a network of connection with each connection entity driving a value (or) depending to the selected value given in the list.

S Declare the following variables in Verilog

a) An 8-bit vector called a_in

Soln wire [7:0] a_in;

b) An integer called Count

Soln integer Count;

c) An array called flags, contains integer type values

Soln integer flags [0:19];

d) A parameter Cache-size equal to 512


Soln parameter Cache-size = 512;

II. Post-Lab Questions

1. Draw the block diagram of 4x16 decoder. Use 3x8 decoder to design 4x16 decoder using gate level modelling.

Soln.

Diagram



Gate level Modelling program

Module Dec 3to8 (A, E, D);

input [2:0] A;

input E;

output [7:0] D;

assign D[0] = E & ~A[2] & ~A[1] & ~A[0];

assign D[1] = E & ~A[2] & ~A[1] & A[0];

assign D[2] = E & ~A[2] & A[1] & ~A[0];

assign D[3] = E & ~A[2] & A[1] & A[0];

assign D[4] = E & A[2] & ~A[1] & ~A[0];

assign D[5] = E & A[2] & ~A[1] & A[0];

assign D[6] = E & A[2] & A[1] & ~A[0];

assign D[7] = E & A[2] & A[1] & A[0];

endmodule;

Module Dec4 to 16 (A, D);

input [3:0] A;

output [15:0] D;

Dec3to8 dec1 (A[A[2:0]], E(A[3]), P(P[15:8]));

Dec3to8 dec2 (A[A[2:0]], E(A[3]), D(D[7:0]));

end module;

RESULT:

Realization of Combinational and Sequential Circuits using Gate-level and Dataflow modeling using Modelism is done and output is verified.

DATE
Done
14/2/25