

# Computer Organization

## 1. The input fields of each pipeline register:

**IF/ID:**

*input : PC\_add1, instr*

**ID/EX:**

*input : RegWrite, MemtoReg, Branch, MemRead, MemWrite, RegDst, ALUOp,  
ALUSrc, PC\_add1, ReadData1, ReadData2, signextend, instr[20:16],  
instr[15:11]*

**EX/MEM:**

*input: RegWrite, MemtoReg, Branch, MemRead, MemWrite, ALU\_result, zero,  
ReadData2, branch\_address, write\_address*

**MEM/WB:**


*input: RegWrite, MemtoReg, Readdata, ALU\_result, write\_address*

## 2. Compared with lab4, the extra modules:


**Pipeline\_Reg.v** : To hold information produced in the previous cycle.

3. Explain your control signals in **sixth cycle** (both test patterns CO\_P5\_test\_data1 and CO\_P5\_test\_data2 are needed):


data1:



在ID/EX這個pipeline中, [138]是ALUSrc, [141:139]是ALUOp, [142]是RegDst。






在EX/MEM這個pipeline中, [102]是MemWrite, [103]是MemRead, [104]是Branch。



在MEM/WB這個pipeline中, [69]是MemtoReg[0](在本次作業中 MemtoReg[1]這個bit並沒有用到, 因此實作部分中不採用), [70]是 RegWrite。

**data2:(資料如data1所示)**



## Picture:

CO_P5_test_data1	CO_P5_test_data2
<i>ALUSrc = 0</i> <i>ALUOp = 010</i> <i>RegDst = 1</i> <i>MemWrite = 0</i> <i>MemRead = 0</i> <i>Branch = 0</i> <i>MemtoReg[0] = 0</i> <i>RegWrite = 1</i>	<i>ALUSrc = 1</i> <i>ALUOp = 011</i> <i>RegDst = 0</i> <i>MemWrite = 0</i> <i>MemRead = 0</i> <i>Branch = 0</i> <i>MemtoReg[0] = 0</i> <i>RegWrite = 1</i>

## 4. Problems you met and solutions:

I should have been more careful because I encountered problems such as forgetting variable names and mistakenly pulling the wrong wire on the pipeline.

## 5. Summary:

After completing the homework, I have become more familiar with the Pipeline CPU and the path that instructions follow.