## **Nios II Instruction Set Summary**

Learning Goal: Assembly language basics.

## 1 Introduction

This document summaries the subset of instruction implemented in your multi-cycle Nios II and describes the function of its 32 registers.

## 2 Registers

The following table lists the conventional function and names<sup>1</sup> of the 32 registers of the **Register File**.

Register	Name	Function	Register	Name	Function
r0	zero	0x00000000	r16	s0	Saved Register
r1	at	Assembler Temporary	r17	s1	Saved Register
r2	v0	Return Value	r18	s2	Saved Register
r3	v1	Return Value	r19	s3	Saved Register
r4	a0	Register Arguments	r20	s4	Saved Register
r5	a1	Register Arguments	r21	s5	Saved Register
r6	a2	Register Arguments	r22	s6	Saved Register
r7	a3	Register Arguments	r23	s7	Saved Register
r8	t0	Temporary Register	r24	et	Exception Temporary
r9	t1	Temporary Register	r25	bt	Breakpoint Temporary
r10	t2	Temporary Register	r26	gp	Global Pointer
r11	t3	Temporary Register	r27	sp	Stack Pointer
r12	t4	Temporary Register	r28	fp	Frame Pointer
r13	t5	Temporary Register	r29	ea	Exception Return Address
r14	t6	Temporary Register	r30	ba	Breakpoint Return Address
r15	t7	Temporary Register	r31	ra	Return Address

## 3 Instructions

The following table lists the instructions implemented by your Nios II processor. We write "rA<sub>s</sub>" to consider the rA as signed, and "rA<sub>u</sub>" when it is unsigned. We write "imm<sub>s</sub>", when the immediate value is signed extend, and "imm<sub>u</sub>", when the immediate value is unsigned (i.e., extended with zeros).

 $<sup>^{1}</sup>$ To improve the readability of the code, we extend the official Nios II registers naming: we added names to the registers r2 to r23, which were unnamed. These names are only supported by the **Nios2Sim** simulator.

Category	Instruction	<u> </u>			Meaning
Category			7		
A	addi	rB,	,	imm	$rB \leftarrow rA + imm_s$
Arithmetic	add	rC,		rB	$rC \leftarrow rA + rB$
	sub	rC,	rA,	rB	rC ← rA − rB
	and	rC,	rA,	rB	$\mathtt{rC} \leftarrow \mathtt{rA} \ and \ \mathtt{rB}$
	andi	rB,	rA,	imm	$\mathtt{rB} \leftarrow \mathtt{rA} \ and \ \mathtt{imm}_u$
	or	rC,	rA,	rB	$\texttt{rC} \leftarrow \texttt{rA} \ or \ \texttt{rB}$
Logical	ori	rB,	rA,	imm	$\mathtt{rB} \leftarrow \mathtt{rA} \ or \ \mathtt{imm}_u$
	xor	rC,	rA,	rB	$\texttt{rC} \leftarrow \texttt{rA} \ xor \ \texttt{rB}$
	xori	rB,	rA,	imm	$\mathtt{rB} \leftarrow \mathtt{rA} \ xor \ \mathtt{imm}_u$
	nor	rC,	rA,	rB	$\texttt{rC} \leftarrow \texttt{rA} \ nor \ \texttt{rB}$
	cmpgei	rB,	rA,	imm	$\mathtt{rB} \leftarrow (\mathtt{rA} \geq \mathtt{imm}_s)? \ 1:0$
	cmplti	rB,	rA,	imm	$\mathtt{rB} \leftarrow (\mathtt{rA} < \mathtt{imm}_s)? \ 1:0$
	cmpnei	rB,	rA,	imm	$rB \leftarrow (rA \neq imm_s)? 1:0$
	cmpeqi	rB,	rA,	imm	$\mathtt{rB} \leftarrow (\mathtt{rA} = \mathtt{imm}_s)? \ 1:0$
	cmpgeui	rB,	rA,	imm	$\mathtt{rB} \leftarrow (\mathtt{rA}_u \geq \mathtt{imm}_u)? \ 1:0$
Comparator	cmpltui	rB,	rA,	imm	$\mathtt{rB} \leftarrow (\mathtt{rA}_u < \mathtt{imm}_u)? \ 1:0$
Comparator	cmpge	rC,	rA,	rB	$\texttt{rC} \leftarrow (\texttt{rA} \ge \texttt{rB})? \ 1:0$
	cmplt	rC,	rA,	rB	$\texttt{rC} \leftarrow (\texttt{rA} < \texttt{rB})? \ 1:0$
	cmpne	rC,	rA,	rB	$rC \leftarrow (rA \neq rB)? 1:0$
	cmpeq	rC,	•	rB	$rC \leftarrow (rA = rB)? 1:0$
	cmpgeu	rC,		rB	$\mathtt{rC} \leftarrow (\mathtt{rA}_u \geq \mathtt{rB}_u)?\ 1:0$
	cmpltu	rC,	rA,	rB	$\mathtt{rC} \leftarrow (\mathtt{rA}_u < \mathtt{rB}_u)? \ 1:0$
	sll	rC,	rA,	rB	$\texttt{rC} \leftarrow \texttt{rA} \ll \texttt{rB}_{40}$
	slli	rC,	rA,	imm	$\mathtt{rC} \leftarrow \mathtt{rA} \ll \mathtt{imm}_{40}$
	srl	rC,	rA,	rB	$\mathtt{rC} \leftarrow \mathtt{rA}_u \gg \mathtt{rB}_{40}$
	srli	rC,	rA,	imm	$\mathtt{rC} \leftarrow \mathtt{rA}_u \gg \mathtt{imm}_{40}$
Shift	sra	rC,	rA,	rB	$\mathtt{rC} \leftarrow \mathtt{rA}_s \gg \mathtt{rB}_{40}$
	srai		,	imm	$\texttt{rC} \leftarrow \texttt{rA}_s \gg \texttt{imm}_{40}$
	rol		rA,		$\mathtt{rC} \leftarrow \mathtt{rA}\ rol\ \mathtt{rB}_{40}$
	ror	-	rA,		$\mathtt{rC} \leftarrow \mathtt{rA} \ ror \ \mathtt{rB}_{40}$
	roli	rC,	rA,	imm	$\mathtt{rC} \leftarrow \mathtt{rA} \ rol \ \mathtt{imm}_{40}$
Mana ana	ldw	rB,	imm	(rA)	$\mathtt{rB} \leftarrow MEM[\mathtt{imm}_s + \mathtt{rA}]$
Memory	stw	rB,	imm	(rA)	$MEM[imm_s + rA] \leftarrow rB$
	br	imm			goto PC+4+imm <sub>s</sub>
	bge	rA,	rB,	imm	if $(rA \ge rB)$ goto PC+4+imm <sub>s</sub>
	blt	rA,	•	imm	if (rA < rB) goto PC+4+imm <sub>s</sub>
Branch	bne	rA,			if $(rA \neq rB)$ goto PC+4+imm <sub>s</sub>
	beq	rA,	rB,	imm	if $(rA = rB)$ goto $PC+4+imm_s$
	bgeu	rA,	rB,	imm	if $(rA_u \ge rB_u)$ goto PC+4+imm <sub>s</sub>
	bltu	rA,	rB,	imm	if $(rA_u < rB_u)$ goto PC+4+imm <sub>s</sub>
	call	imm			goto imm $\ll 2$ ; ra $\leftarrow$ PC+4
	callr	rA			goto rA; ra ← PC+4
Jump	ret				goto ra
- 1	jmp	rA			goto rA
	jmpi	imm			goto imm $\ll 2$
Misc	break				stops the processor <sup>2</sup>

<sup>&</sup>lt;sup>2</sup>This is not the official function of the instruction.