

Nios II Instruction Set Summary

Learning Goal: Assembly language basics.

1 Introduction

This document summarizes the subset of instruction implemented in your multi-cycle Nios II and describes the function of its 32 registers.

2 Registers

The following table lists the conventional function and names¹ of the 32 registers of the **Register File**.

Register	Name	Function	Register	Name	Function
r0	zero	0x00000000	r16	s0	Saved Register
r1	at	Assembler Temporary	r17	s1	Saved Register
r2	v0	Return Value	r18	s2	Saved Register
r3	v1	Return Value	r19	s3	Saved Register
r4	a0	Register Arguments	r20	s4	Saved Register
r5	a1	Register Arguments	r21	s5	Saved Register
r6	a2	Register Arguments	r22	s6	Saved Register
r7	a3	Register Arguments	r23	s7	Saved Register
r8	t0	Temporary Register	r24	et	Exception Temporary
r9	t1	Temporary Register	r25	bt	Breakpoint Temporary
r10	t2	Temporary Register	r26	gp	Global Pointer
r11	t3	Temporary Register	r27	sp	Stack Pointer
r12	t4	Temporary Register	r28	fp	Frame Pointer
r13	t5	Temporary Register	r29	ea	Exception Return Address
r14	t6	Temporary Register	r30	ba	Breakpoint Return Address
r15	t7	Temporary Register	r31	ra	Return Address

3 Instructions

The following table lists the instructions implemented by your Nios II processor. We write “ rA_s ” to consider the rA as signed, and “ rA_u ” when it is unsigned. We write “ imm_s ”, when the immediate value is signed extend, and “ imm_u ”, when the immediate value is unsigned (i.e., extended with zeros).

¹To improve the readability of the code, we extend the official Nios II registers naming: we added names to the registers $r2$ to $r23$, which were unnamed. These names are only supported by the **Nios2Sim** simulator.

Category	Instruction		Meaning
Arithmetic	addi	rB, rA, imm	$rB \leftarrow rA + imm_s$
	add	rC, rA, rB	$rC \leftarrow rA + rB$
	sub	rC, rA, rB	$rC \leftarrow rA - rB$
Logical	and	rC, rA, rB	$rC \leftarrow rA \text{ and } rB$
	andi	rB, rA, imm	$rB \leftarrow rA \text{ and } imm_u$
	or	rC, rA, rB	$rC \leftarrow rA \text{ or } rB$
	ori	rB, rA, imm	$rB \leftarrow rA \text{ or } imm_u$
	xor	rC, rA, rB	$rC \leftarrow rA \text{ xor } rB$
	xori	rB, rA, imm	$rB \leftarrow rA \text{ xor } imm_u$
	nor	rC, rA, rB	$rC \leftarrow rA \text{ nor } rB$
Comparator	cmpgei	rB, rA, imm	$rB \leftarrow (rA \geq imm_s)? 1:0$
	cmplti	rB, rA, imm	$rB \leftarrow (rA < imm_s)? 1:0$
	cmpnei	rB, rA, imm	$rB \leftarrow (rA \neq imm_s)? 1:0$
	cmpeqi	rB, rA, imm	$rB \leftarrow (rA = imm_s)? 1:0$
	cmpgeui	rB, rA, imm	$rB \leftarrow (rA_u \geq imm_u)? 1:0$
	cmpltui	rB, rA, imm	$rB \leftarrow (rA_u < imm_u)? 1:0$
	cmpge	rC, rA, rB	$rC \leftarrow (rA \geq rB)? 1:0$
	cmplt	rC, rA, rB	$rC \leftarrow (rA < rB)? 1:0$
	cmpne	rC, rA, rB	$rC \leftarrow (rA \neq rB)? 1:0$
	cmpeq	rC, rA, rB	$rC \leftarrow (rA = rB)? 1:0$
	cmpgeu	rC, rA, rB	$rC \leftarrow (rA_u \geq rB_u)? 1:0$
	cmpltu	rC, rA, rB	$rC \leftarrow (rA_u < rB_u)? 1:0$
Shift	sll	rC, rA, rB	$rC \leftarrow rA \ll rB_{4..0}$
	slli	rC, rA, imm	$rC \leftarrow rA \ll imm_{4..0}$
	srl	rC, rA, rB	$rC \leftarrow rA_u \gg rB_{4..0}$
	srli	rC, rA, imm	$rC \leftarrow rA_u \gg imm_{4..0}$
	sra	rC, rA, rB	$rC \leftarrow rA_s \gg rB_{4..0}$
	srai	rC, rA, imm	$rC \leftarrow rA_s \gg imm_{4..0}$
	rol	rC, rA, rB	$rC \leftarrow rA \text{ rol } rB_{4..0}$
	ror	rC, rA, rB	$rC \leftarrow rA \text{ ror } rB_{4..0}$
	roli	rC, rA, imm	$rC \leftarrow rA \text{ rol } imm_{4..0}$
Memory	ldw	$rB, imm (rA)$	$rB \leftarrow \text{MEM}[imm_s + rA]$
	stw	$rB, imm (rA)$	$\text{MEM}[imm_s + rA] \leftarrow rB$
Branch	br	imm	goto $PC+4+imm_s$
	bge	rA, rB, imm	if $(rA \geq rB)$ goto $PC+4+imm_s$
	blt	rA, rB, imm	if $(rA < rB)$ goto $PC+4+imm_s$
	bne	rA, rB, imm	if $(rA \neq rB)$ goto $PC+4+imm_s$
	beq	rA, rB, imm	if $(rA = rB)$ goto $PC+4+imm_s$
	bgeu	rA, rB, imm	if $(rA_u \geq rB_u)$ goto $PC+4+imm_s$
	bltu	rA, rB, imm	if $(rA_u < rB_u)$ goto $PC+4+imm_s$
Jump	call	imm	goto $imm \ll 2$; $ra \leftarrow PC+4$
	callr	rA	goto rA ; $ra \leftarrow PC+4$
	ret		goto ra
	jmp	rA	goto rA
	jmpi	imm	goto $imm \ll 2$
Misc	break		stops the processor ²

²This is not the official function of the instruction.