COMP61232 Matrix Multiplication Report Kunjian Song

1 Task 1

1.1 Code Study and Cycle Estimation – Matrix Multiplication Basic Function

Most of the modern processors are multi-issue processors, capable of issuing multiple instructions with microarchitecture designs that deals with both data and control dependencies. Hence, estimating the total cycles used to complete a task can be challenging without studying the details of microarchitecture of the target chip, and varying depending on the assumptions made.

Since Cortex-A53 is Load-Store architecture. The main strategy to estimate the cycles is sum up cycles used in the following two area:

- Data loading
- Data computation

Therefore, the cycle estimation in this section was purely derived based on the Fact and Assumption tables of the microarchitecture of Coretex-A53 being used in Raspberry Pi 3 BCM2837 processor, rather than following the conventional way using the formula "Cycle Count = cycle/iteration * iterations". Any changes in the assumption could lead to a potentially noticeable difference in the final estimation result.

The known facts of Cortex-A53 that can influence the cycle estimation are listed in the Fact table below.

Facts of Cortex-A53	Impact on Matrix Multiplication Computation
RISK Load-Store architecture.	No direct memory address mode can be used in
	the instruction. The functional units take their
	operands from registers, not from memory.
	If the requested data is not in L1 or L2, it takes lots
	of cycles to access memory.
In-Order Execution	It's the in-order core in ARM big.Little
III Older Execution	architecture.
	If an instruction is waiting for dependencies in a
	pipeline, it stalls the pipeline.
32 bit (as used for our experiment on Raspberry Pi 3)	Each integer is 4 bytes.
64 Byte cache line	One cache line can hold 16 integers.
	As for each row in a 1024x1024 matrix, it needs 64 cache lines to hold all 1024 integers in a row. Each matrix would need 65536 cache lines to hold all data.
L1d cache is 16KB	L1d cache can hold a maximum of 250 cache
	lines, approximately 4 rows of the experiment
	matrix.
L2 cache is 512KB	L2 cache can hold a maximum of 8000 cache line.

Table 1: Facts of Cortex-A53 and its impact on matrix multiplication

From Table 1, the matrix multiplication basic function will stress the memory system a lot as each matrix will need 65536 cache lines. Even L2 in this case cannot hold a single full matrix, and there are three of them – matrix A, matrix and matrix C.

Since the multi-dimensional array in C is row-major. The memory layout of a matrix is like:

t	3
	<u>A[</u> 0][0]
	<u>A</u> [0][1]
	<u>A</u> [0][1023]
	<u>A[1][0]</u>
	<u>A[</u> 1][1]
	•••
	<u>A</u> [1][1023]
	<u>A</u> [2][0]
	<u>A</u> [1023][1022]
	<u>A</u> [1023][1023]

Figure 1: Memory layout of a matrix programmed in C

The data in each cache line is ordered and contiguous as in per row. This will give a huge bottleneck when computing matrix multiplication in which the data in second matrix is accessed per row at a time, i.e. from a different cache line because each cache line in Cortex-A53 can only hold 16 integers, far less than the 1024 integers per row. Hence the underlined part in the code snippet below is the bottleneck of the basic matrix multiplication function.

Figure 2: Code snippet of the basic matrix multiplication function. Underlined part is the bottleneck.

The underlined part "matrixB[k][j]" could cause lots of cache misses when k increases every time in the most inner loop. Each matrix requires 65536 cache lines to hold all the data. Hence "matrixB[k][j]" could stress the cache line replacement policy and eviction mechanism in both L1d and L2. This would have a huge impact on the Cycle Per Instruction (CPI) value if the core wastes cycles waiting for the data to be loaded.

The assumptions of the microarchitecture are listed in the Assumption Table (Table 2) for cycle estimation.

Assumptions	Impact on Total Cycle Estimation
Single issue, 1 ALU pipeline	To reduce complexity for estimation. If multi-
	issue and multiple ALU pipelines are take into
	account, the estimation would be more complex
	if considering the number of read/write ports of
	the register files, arbitration of request of in
	cache, resource dependencies. It's not accurate
	but good for estimation.
Write-back cache	No cycles wasted to maintain the cleanness of
	data.
8 stage pipeline and CPI = 5 cycles	Assume CPI value is 5. (Ideally it should be 1 if
	no stall happens)
ONE thread execution finished on ONE core	There will be no multi-core execution. No effort
	or cycles for core switching.
Read only on A's and B's cache line	Read is easy to handle.
Read with write intention for C's cache line No effort or cycles for cache coherence	
Low branch misprediction rate of instruction	The cycles wasted to flush the pipeline in this
fetch unit	case can be ignored.
L1's victim cache is stored in L2, and L2 cache	When accessing matrix[k][j] as k is increasing,
line eviction is smart enough to keep some	the core does not need to access memory
matrixB's cache line for future usage.	everytime. More importantly no cycles wasted
	for searching the hit way (associativity) in L2.
	Otherwise it would be too complicated to do the
	cycle estimation.
Access L1 coses 3 cycles, L2 costs 30 cycles.	The actual cycles could be more.
Access main memory costs 500 cycles.	
No data prefetching	Otherwise it would be too complicated to
	estimate if taking this into account. The actual
	execution could have taken some advantage of
	this, which means the estimation might more
T11 2 · 1:, , 1	than needed.

Table 2: microarchitectural assumption for cycle estimation

The more B's cache lines held in L1d, the quicker the program can run. Hence, assuming that optimized usage of L1d usage to overcome the bottleneck of accessing matrixB are listed as below:

- Assume the compiler and instruction issue can optimise the usage of L1d
- It knows B's cache line has low temporal locality. But A and C has high spacial locality.
- When a B's cache line is evicted from L1, L2 knows its temporal locality.
- B's cache line in L1d is only read once, because the next k iteration will need the data from another row which is (1024 * 4) bytes further away in the memory, i.e. another cache line.
- A's and C's cache line in L1d are read repeatedly, i.e. high spacial locality. All A's and C's cache line are read from memory, and their evictions from L1d are not held in L2.
- The key is B's cache line here. That's the bottleneck.
- L2 is all used to hold B's CL evicted from L1 most optimised based on the teomporal locality.
- L1d detailed usage:
 - Only 192 slots in L1d are assigned to the test program Matrix Multiplication
 - \circ 64x A's CL (a row) + 64x C's CL (a row) + 64x B's CL (a column)
- L2 usage: L2 knows to keep B's cache line evicted from L1.

The cycle estimation is done through the following steps, group by two parts – Data Computation and Loading.

Cycles used for Data Computation:

- Computation: target rows are in L1d, each element in C requires 4 cycles for computation, hence 2x ALU, 1024*4/2 = 2048 cycles

Cycles used for Data Loading:

- Load data to L1d:
 - o Load data B:
 - 65536 cache lines for B:
 - First time access (from memory): 65536 * 500 = 32768000 cycles
 - L2 can hold maximum of 8000 cache lines, hence need ~8 times to hold all 65536 cache lines.
 - Load data A and C:
 - First time access each cache line (from memory): $655636 * 500 * 2 = \underline{65536000}$ cycles
- Load data from L1d:
 - Load integers from A/B/C:
 - \blacksquare 1024 * 3 * 2 = 6144 cycles
- In total (sum of underlined numbers above):
 - \circ 2048 + 32768000 + 65536000 + 6144 = 98312192 cycles

1.2 Compile and Run – Matrix Multiplication Basic Function

The results of matrix multiplication basic function are shown in Table 3.

O-level Optimization	Inst_Counter	Т
0	250275769905	208.806454
1	204048086042	170.547883
2	201503191173	168.807444
3	201459459227	168.768972

Table 3: Execution time and used instruction counter

Column Inst_Counter in Table 3 is the used instruction count as indicated in "man perf_event_open" (Figure 3).

```
ioctl(fd, PERF_EVENT_IOC_DISABLE, 0);
  read(fd, &count, sizeof(long long));

printf("Used %lld instructions\n", count);

close(fd);
}
```

Figure 3: man perf event open, mannual page snippet

Table 3 shows that O3 optimization level really reduces the execution time and the number of instructions used to finish the task.

1.3 Comparison of OO and O3 Disassembly - Matrix Multiplication Basic Function

This section compares the disassembly codes of matrix_multiply_basic function between O0 and O3. The code snippets are shown in Figure 4 and Figure 5.

```
000108a0 <matrix_multiply_basic>:
108a0: e52db004 p
                                                                        ; (str fp, [sp, #-4]!
                                                   {fp}
    108a4:
                    e28db000
                                         add
                                                   fp, sp, #0
                                                   sp, sp,
r3, #0
                                                             #20
    108a8:
                    e24dd014
                                         sub
    108ac:
                    e3a03000
                                         mov
                                                   r3, [fp, #-8]
10974 <matrix_multiply_basic+0xd4>
    108b0:
                    e50b3008
                                         str
                    ea00002e
    108b4:
                                         b
                                                   r3, #0
    108b8:
                    e3a03000
                                         mov
    108bc:
                    e50b300c
                                         str
                                                   r3, [fp, #-12]
    108c0:
                    ea000025
                                                   1095c <matrix_multiply_basic+0xbc>
                                         b
                                                   r3, #0
    108c4:
                    e3a03000
                                                   r3, [fp, #-16]

10944 <matrix_multiply_basic+0xa4>

r1, [pc, #184] ; 10990 <matrix_multi

r3, [fp, #-8]

r2, r3, #10
    108c8:
                    e50b3010
                                         str
    108cc:
                    ea00001c
                                       ldr
ldr
    108d0:
                    e59f10b8
    108d4:
                    e51b3008
    108d8:
                    e1a02503
                                         lsl
   108dc:
108e0:
                    e51b300c
                                       -ldr
                                                   r3. [fp, #-12]
                                                   r3, r2, r3
r2, [r1, r3,
                    e0823003
                                         add
                    e7912103
                                                                   lsl #2]
                                                   r0, [pc, #164] ; 10994 <matrix_multi
r3, [fp, #-8]
r1, r3, #10
    108e8:
                    e59f00a4
                                         ldr
    108ec:
                    e51b3008
                                        ldr
    108f0:
                    ela01503
                                         lsl
    108f4:
                    e51b3010
                                         ldr
                                                   r3, [fp, #-16]
                    e0813003
    108f8:
                                         add
                                                   r3, r1, r3
                                                   r3, [r0, r3, lsl #2]
ip, [pc, #144] ; 10
r1, [fp, #-16]
r0, r1, #10
    108fc:
                    e7903103
                                         ldr
                                                                        ; 10998 <matrix_multi
    10900:
                    e59fc090
                                         ldr
    10904:
                    e51b1010
                                         ldr
    10908:
                    e1a00501
                                         lsl
                                                  rl, [fp, #-12]
rl, r0, rl
rl, [ip, rl, lsl #2]
r3, rl, r3
    1090c:
                    e51b100c
                                         ldr
    10910:
                    e0801001
                                         add
    10914:
                    e79c1101
                                         ldr
                    e0030391
    10918:
                                         mul
    1091c:
                    e0822003
                                         add
                                                   r0, [pc, #104] ; 10990 <matrix_multi
r3, [fp, #-8]
r1, r3, #10
    10920:
                    e59f0068
                                         ldr
    10924:
                    e51b3008
                                         ldr
    10928:
                    ela01503
                                         lsl
                                                   r3, [fp, #-12]
r3, r1, r3
r2, [r0, r3, 1s1 #2]
r3, [fp, #-16]
r3, r3, r3, r4
    1092c:
                    e51b300c
                                        ldr
    10930:
                    e0813003
                                         add
   10934:
10938:
                    e7802103
                                         str
                    e51b3010
                                         ldr
    1093c:
                    e2833001
                                         add
                                                   r3, [fp, #-16]
r3, [fp, #-16]
    10940:
                    e50b3010
                                         str
    10944:
                    e51b3010
                                         ldr
    10948:
                    e3530b01
                                                        #1024
                                                                        ; 0x400
                                         cmp
                                                   108d0 <matrix_multiply_basic+0x30>
    1094c:
                    baffffdf
                                         blt
                                                   r3, [fp, #-12]
r3, r3, #1
    10950:
                    e51b300c
                                         ldr
    10954:
                    e2833001
                                         add
                                                   r3, [fp, #-12]
r3, [fp, #-12]
r3, #1024
    10958:
                    e50b300c
                                         str
    1095c:
                    e51b300c
    10960:
                    e3530b01
                                        cmp
                                                                         : 0x400
                                                   108c4 <matrix_multiply_basic+0x24>
    10964:
                    baffffd6
                                         blt
    10968:
                    e51b3008
                                         ldr
                                                   r3, [fp, #-8]
                                                   r3, r3, #1
    1096c:
                    e2833001
                                         add
    10970:
                    e50b3008
                                                   r3, [fp, #-8]
                                         str
    10974:
                    e51b3008
                                         ldr
                                                   r3, [fp, #-8]
r3, #1024
    10978:
                                         cmp
blt
                                                                        : 0x400
                    e3530b01
                                                   108b8 <matrix_multiply_basic+0x18>
    1097c:
                    baffffcd
   10980:
10984:
                    ela00000
                                                                       ; (mov r0, r0)
                                         nop
                    e28bd000
                                                   sp, fp, #0
                                         add
    10988:
                    e49db004
                                                   {fp}
                                                                        ; (ldr fp, [sp], #4)
                                         pop
    1098c:
                    e12fff1e
00821044
                                         bx
                                                   lr
0x00821044
    10990:
                                         .word
    10994:
                    00021044
                                                   0x00021044
                                         .word
    10998:
                    00421044
                                         .word
                                                   0x00421044
```

Figure 4: Disassembly code snippet generated by O0

10878: e92d41f0 push {r4, r5, r6, r7, r8, lr} 1087c: e59f6058 ldr r6, [pc, #88] ; 108dc <matrix #4096="" #4194304="" #4]="" #84]="" #88]="" 0x1000="" 0x4000="" 10880:="" 10884:="" 10888:="" 1088c:="" 10890:="" 10894:="" 10898:="" 108e0="" 108e4="" ;="" <matrix="" [pc,="" [r4,="" add="" e1a03007="" e2464a01="" e24e7a01="" e2868501="" e5941004="" e59f5054="" e59fe058="" ldr="" lr,="" mov="" r1,="" r3,="" r4,="" r5,="" r6,="" r7,="" r7<="" r8,="" sub="" th=""><th>_mul 000</th></matrix>	_mul 000
10880: e59fe058 ldr lr, [pc, #88] ; 108e0 <matrix #4096="" #4194304="" #4]<="" #84]="" 0x1000="" 0x4000="" 10884:="" 10888:="" 1088c:="" 10890:="" 10894:="" 108e4="" ;="" <matrix="" [pc,="" [r4,="" add="" e2464a01="" e24e7a01="" e2868501="" e5941004="" e59f5054="" ldr="" lr,="" r1,="" r4,="" r5,="" r6,="" r7,="" r8,="" sub="" td=""><td>_mul 000</td></matrix>	_mul 000
10884: e2868501 add r8, r6, #4194304; 0x4000 10888: e59f5054 ldr r5, [pc, #84]; 108e4 <matrix 1088c: e2464a01 sub r4, r6, #4096; 0x1000 10890: e24e7a01 sub r7, lr, #4096; 0x1000 10894: e5941004 ldr r1, [r4, #4]</matrix 	000
10888: e59f5054 ldr r5, [pc, #84] ; 108e4 <matrix #4096="" #4]<="" 0x1000="" 1088c:="" 10890:="" ;="" [r4,="" e2464a01="" e24e7a01="" ldr="" lr,="" r1,="" r4,="" r6,="" r7,="" sub="" td=""><td></td></matrix>	
1088c: e2464a01 sub r4, r6, #4096; 0x1000 10890: e24e7a01 sub r7, lr, #4096; 0x1000 10894: e5941004 ldr r1, [r4, #4]	_mul
10890: e24e7a01 sub r7, lr, #4096 ; 0x1000 10894: e5941004 ldr r1, [r4, #4]	
10894: e5941004 ldr rl, [r4, #4]	
10898: ela03007 mov r3, r7	
1089c: ela02005 mov r2, r5	
108a0: e5b30004 <u>ldr r0, [r3, #4]!</u>	
108a4: e592c000 ldr ip, [r2]	
108a8: e153000e cmp r3, lr	
108ac: e2822a01 add r2, r2, #4096 ; 0x1000	
108b0:e021109cmlar1, ip, r0, r1	
108b4: lafffff9 bne 108a0 <matrix_multiply_basic+0x2< td=""><td>28></td></matrix_multiply_basic+0x2<>	28>
108b8: e5a41004 str r1, [r4, #4]!	
108bc: e1540006 cmp r4, r6	
108c0: e2855004 add r5, r5, #4	
108c4: lafffff2 <u>bne 10894 <matrix_multiply_basic+0x< u="">:</matrix_multiply_basic+0x<></u>	1c>
108c8: e2846a01 add r6, r4, #4096 ; 0x1000	
108cc: e1560008 cmp r6, r8	
108d0: e283ea01 add lr, r3, #4096 ; 0x1000	
108d4: laffffeb <u>bne</u> 10888 <matrix_multiply_basic+0x:< td=""><td>10></td></matrix_multiply_basic+0x:<>	10>
108d8: e8bd81f0 pop {r4, r5, r6, r7, r8, pc}	
108dc: 00022040 .word 0x00022040	
108e0: 00422040 .word 0x00422040	
108e4: 00821044 .word 0x00821044	

Figure 5: Dsiassembly code snippet generated by O3

The difference between O3 and O0 are summarized below:

- Overall more instructions are generated by O0. O3 can generate more concise block.
- For O0, compiler only utilized r0- r3 and do the calculation piece by piece, while compiler O3 uses more registers, $\{r1-r8\}$.
- For O0, it's more like a direct "translation" of the code, using multiple conditional branch instruction (marked in green in Figure 4), while compiler O3 uses less branching which could have potentially reduce the branch misprediction and eases the instruction prefetching.
- For O0, it has lots of data dependencies (Read-After-Write), as marked in red in Figure 4, while O3 removes these dependencies by using more registers.
- For O0, it uses lots of LDR instruction (as marked in blue in Figure 4). This could stress the cache memory syste,/
- For O3, it uses more advanced instruction, MLA multiply-accumulate.

To sum up, O0 in general just did a plain loop implementation, lots of load operations, conditional branching – stresses both memory system and instruction fetching. O3 in general uses less load operations, less branching, more advanced instruction (MLA) – less stress on memory system and less branching. O3 is not just a "straightforward" translation of the original loop. Overall, compiler did a good job in optimizing.

1.4 Inline Assembly Implementation - Matrix Multiplication Basic Function

The inline assembly implementation is shown in Figure 6. It's shorter than the O0 disassembly. It utilized {r0-12, r14} registers, more than O0 and O3. The I, J and K loops are implemented in line 73, 78 and 86. The main idea here is to locate the target A's row (line 82) and target B's column (line 84) and do the calculations.

```
63 asm volatile(
              "push {r0-r12, r14}"
                                                      "\n\t" //s
              65
              "mov r4, %[matrixb_ucc..."\n\t" // m
"mov r5, %[matrixC_addr]" "\n\t" // m
"\n\t" // f
                                                       "\n\t" // m
68
              "mov r12, #4096"
69
                                                       "\n\t" // f
70
              "mov r14, #4"
71
              "mov r0, #0"
                                                       "\n\t" // i
       "I_LOOP:"
73
               LOOP:"
"cmp r0, #1024"
                                                       "\n\t"
                                                       "\n\t" // H
75
               "beq END"
                                                       "\n\t" //
76
                                                                //
                                                       "\n\t" // j
77
              "mov r1, #0"
             _LOOP:" "\n\t" "\n\t" "
"cmp r1, #1024" "\n\t" "/ H
"beq NEXT_I_ITERATION" "\n\t" //
"mla r8, r12, r0, r3" "\n\t" // g
"mov r2, #0" "\n\t" // k
"mla r10, r14, r1, r4" "\n\t" // g
"mov r9, #0" "\n\t" // i
_LOOP:" "\n\t"
78
         "J_LOOP:"
                                                       "\n\t"
79
81
82
84
85
       "K_LOOP:"
                                                       "\n\t"
              "ldr r6, [r8]" "\n\t" // 1
"ldr r7, [r10]" "\n\t" // 1
"mla r9, r6, r7, r9" "\n\t" // r

"add r8, r8, r14" "\n\t" // n
87
88
89
90
                                                       "\n\t" // n
               "add r10, r10, r12"
92
                                                  // k + 1
93
          "add r2, r2, #1"
"cmp r2, #1024"
"bne K_LOOP"
"add r1, r1, #1"
"str r9, [r5], #4"
                                                        "\n\t" // k
                                                      "\n\t" // H
95
                                                       "\n\t" //
97
                                                       "\n\t" //
                                                     "\n\t" //
98
              "b J_L00P"
                                                       "\n\t"
100
                                                       "\n\t"
         "NEXT_I_ITERATION:"
101
          "add r0, r0, #1"
"b I_LOOP"
"END:"
                                                       "\n\t" // i
                                                       "\n\t" // g
103
104
         "END:"
                                                       "\n\t"
105
            "pop {r0-r12, r14}"
                                                       "\n\t" //re
106
```

Figure 6: Inline assembly implementation of basic matrixm ultiplication

1.5 Inline Assembly Performance

The execution results are shown below:

InstCounter	Т
203273387152	170.284824

Table 4: execution results of inline assembly

Note that there was no optimization level experiments for inline assembly, as compiler just takes what's in that assembly and place it in the object file. The result in this section will be plotted in one figure in section 2.5.

2 Task 2 – NEON

2.1 Cycle Estimation Using NEON

NEON has 16 quadword (32 byte) registers $\{q10-q15\}$, each of them mapping to two doubleword registers. To estimate the cycles, the first step is to calculate how workload can be executed in parallel. To fully utilise those registers, we can use 6 registers for temporary sum and the other 10 can be used to load 40 integers, 20 each from matrixA and matrix. Hence ideally, it should executes 20 times faster

than the basic. Using the cycle estimation from section 1.1, the total number of cycles when using NEON could be $98312192/20 \sim 4915610$ cycles.

2.2 Compile and Run – NEON SIMD

The results of inline assembly function using NEON are shown in Table 5, and plotted in Figure 5 and Figure 6.

O-level	Inst_Counter_NEON	T_NEON
0	249860900724	208.832216
1	203471277686	170.449745
2	200312510999	167.120374
3	54371739167	45.575891

Table 5: Execution result of inline assembly using NEON SIMD instruction.




Figure 7: Execution time plot - NEON SIMD vs non-NEON




Figure 8: Instruction count - NEON SIMD vs. non-NEON

From the experiment results collected, it appears that the compiler only enables the usage of NEON SIMD for O3 optimization. As for O1 and O2, it does not improve the performance.

2.3 Disassemble – Comparison of OO and O3 – NEON SIMD

This section compares the disassembly codes of matrix_multiply_basic function between O0 and O3 when enabling NEON SIMD, "-mfpu=neon".

```
00010898 <matrix_multiply_basic>:
  10898:
                                             ; (str fp, [sp, #-4]!)
           e52db004
                                 {fp}
                        push
  1089c:
            e28db000
                        add fp, sp, #0
  108a0:
           e24dd014
                        sub sp, sp, #20
            e3a03000
  108a4:
                        mov r3, #0
  108a8:
            e50b3008
                        str r3, [fp, #-8]
  108ac:
            ea00002e
                        b 1096c <matrix_multiply_basic+0xd4>
                        mov r3, #0
str r3, [fp, #-12]
  108b0:
            e3a03000
            e50b300c
  108b4:
  108b8:
            ea000025
                        b 10954 <matrix_multiply_basic+0xbc>
  108bc:
            e3a03000
                       mov r3, #0
            e50b3010
                        str r3, [fp, #-16]
  108c0:
  108c4:
            ea00001c
                        b 1093c <matrix_multiply_basic+0xa4>
  108c8:
            e59f10b8
                       ldr r1, [pc, #184] ; 10988 <matrix_multiply_basic+0xf0>
                      ldr r3, [fp, #-8]
lsl r2, r3, #10
  108cc:
            e51b3008
            e1a02503
  108d0:
  108d4:
            e51b300c
                        ldr r3, [fp, #-12]
  108d8:
            e0823003
                        add r3, r2. r3
            e7912103
                       ldr r2, [r1, r3, lsl #2]
  108dc:
  108e0:
            e59f00a4
                       ldr r0, [pc, #164] ; 1098c <matrix_multiply_basic+0xf4>
  108e4:
            e51b3008
                        ldr<u>r3.</u> [fp, #-8]
                       lsl r1, r3, #10
ldr r3, [fp, #-16]
  108e8:
            e1a01503
           e51b3010
  108ec:
  108f0:
            e0813003
                        add r3, r1, r3
  108f4:
            e7903103
                      ldr r3, [r0, r3, ls1 #2]
  108f8:
            e59fc090
                        ldr ip, [pc, #144] ; 10990 <matrix_multiply_basic+0xf8>
                      ldr r1, [fp, #-16]
lsl r0, r1, #10
  108fc:
            e51b1010
  10900:
            e1a00501
                       ldr<u>r1,</u> [fp, #-12]
add r1, r0, r1
            e51b100c
  10904:
  10908:
            e0801001
  1090c:
            e79c1101
                        ldr r1, [ip, r1, lsl #2]
            e0030391
  10910:
                        mul r3, r1, r3
  10914:
            e0822003
                        add r2, r2, r3
           e59f0068 | ldr r0, [pc, #104] ; 10988 <matrix_multiply_basic+0xf0> | ldr r3, [fp, #-8] | lsl r1, r3, #10
  10918:
  1091c:
  10920:
  10924:
            e51b300c
                       ldr r3, [fp, #-12]
  10928:
            e0813003
                        add r3, r1, r3
            e7802103
                        str r2, [r0, r3, 1s1 #2]
  1092c:
  10930:
            e51b3010
                        ldr_r3, [fp, #-16]
            e2833001
  10934:
                        add r3, r3, #1
            e50b3010
  10938:
                       str r3, [fp, #-16]
                       ldr r3, [fp, #-16]
            e51b3010
  1093c:
                       cmp r3, #1024 ; 0x400
blt 108c8 <matrix_multiply_basic+0x30>
  10940:
           e3530b01
  10944:
            baffffdf
  10948:
            e51b300c
                       ldr r3, [fp, #-12]
            e2833001
  1094c:
                       add r3, r3, #1
  10950:
            e50b300c
                        str r3, [fp, #-12]
  10954:
           e51b300c
                       ldr r3, [fp, #-12]
                      cmp r3, #1024 ; 0x400
blt 108bc <matrix_multiply_basic+0x24>
  10958:
            e3530b01
  1095c:
  10960:
           e51b3008
                       ldr r3, [fp, #-8]
            e2833001
  10964:
                       add r3, r3, #1
  10968:
           e50b3008
                       str r3, [fp, #-8]
  1096c:
           e51b3008
                       ldr r3, [fp, #-8]
           e3530b01
                       cmp r3, #1024  ; 0x400
blt 108b0 <matrix_multiply_basic+0x18>
  10970:
  10974:
           baffffcd
           e1a00000
                                    ; (mov r0, r0)
                       nop
  1097c:
           e28bd000
                        add sp, fp, #0
            e49db004
  10980:
                        pop {fp}
                                         ; (ldr fp, [sp], #4)
  10984:
           e12fff1e
                        bx 1r
```

Figure 9: Code snippet of the O0 disassembly using "-mfpu=neon" flag

As shown in Figure 9, the O0 optimization did not use any NEON SIMD instruction. Apart from this, it also has four other problems:

- It uses a very limited range of registers, merely {r0-r3}, which in turn results in a relatively frequent use of LDR instruction (as marked in green).
- It has lots of RAW data dependencies. (as underlined in red)
- It compares value with #1024. This does not come free. Better to use 1024 and decrement one by one. Comparing with #0 is more energy efficient than comparing with #1024. (as underlined in blue).
- It does not use more "advanced" instruction, e.g. MLA.

```
000109e4 <matrix_multiply_basic>:
           e92d41f0
  109e4:
                               {r4, r5, r6, r7, r8, lr}
           e59fe064
  109e8:
                        ldr lr, [pc, #100] ; 10a54 <matrix_multiply_basic+0x70>
  109ec:
           e59f4064
                        ldr r4, [pc, #100] ; 10a58 <matrix_multiply_basic+0x74>
           e59f7064
  109f0:
                        ldr r7, [pc, #100] ; 10a5c <matrix_multiply_basic+0x78>
                        add r8, lr, #4194304 ; 0x400000 ldr ip, [pc, #96] ; 10a60 <matrix_multiply_basic+0x7c>
  109f4:
           e28e8501
  109f8:
           e59fc060
           e1a0600e
  10a00:
            e1a0500e
                        mov r5, lr
  10a04:
            e1a0300c
                        mov r3, ip
                                               ; 0x400000
  10a08:
           e28c0501
                        add r0, ip, #4194304
            e1a01004
  10a0c:
                        mov r1, r4
                      vld1.64 {d18-d19}, [r5 :64]!
vld1.64 {d20-d21}, [r3 :64]
            f4652add
  10a10:
  10a14:
            f4634adf
           e2833a01
                        add r3, r3, #4096 ; 0x1000
            e1530000
  10a1c:
                        cmp<u>r3, r0</u>
                        ldr r2, [r1, #4]!
  10a20:
            e5b12004
  10a24:
            eea02b90
                        vdup.32 q8, r2
  10a28:
            f26029e4
                        vmla.i32     q9, q8, q10
bne 10a14 <matrix_multiply_basic+0x30>
  10a2c:
           1afffff8
  10a30:
           e28cc010
                        add ip, ip, #16
                        cmp ip, r7
  10a34:
           e15c0007
            f4462add
  10a38:
                        vst1.64 {d18-d19}, [r6 :64]!
  10a3c:
           1afffff0
                        bne 10a04 <matrix_multiply_basic+0x20>
  10a40:
           e28eea01
                        add lr, lr, #4096 ; 0x1000
  10a44:
           e15e0008
                       cmp lr, r8
add r4, r4, #4096 ; 0x1000
  10a48:
           e2844a01
  10a4c:
           1affffe9
                        bne 109f8 <matrix_multiply_basic+0x14>
  10a50:
           e8bd81f0
                        pop {r4, r5, r6, r7, r8, pc}
  10a54:
           00021048
                        .word
                                0x00021048
                        .word
  10a58:
           99421944
                                9×99421944
  10a5c:
           00822048
                        .word
                                0x00822048
           00821048
  10a60:
                        .word 0x00821048
```

Figure 10: Code snippet of the O3 disassembly using "-mfpu=neon" flag

In Figure 10, the O3 optimization uses NEON SIMD instructions (as underlined in green). Overall, the compiler did a great job in this case. However, it also has the potential to be optimized to get rid of the RAW data dependency issue (as underlined in red) and avoid storing a large number in r8 for comparison (as underlined in blue).

2.4 NEON assembly

Figure 11:Matrix Transpose

As described in Section 1.1, the bottleneck of the original program is memory access based on the fact that C programming is row majored. In order to make NEON execute faster, the loop is transposed in the init matrixes function (Line 30 ... 36 in Figure 11).

```
asm volatile(
                                                 "\n\t" //save the state of
             "push {r0-r12, r14}"
                                             // initialise base address regis
             "mov r3, %[matrixA_addr]"
                                                  "\n\t" // matrixA base addre
"\n\t" // matrixB base addre
             "mov r4, %[matrixB_addr]"
                                                  "\n\t" // matrixC base addre
             "mov r5, %[matrixC_addr]"
             "mov r12, #4096"
                                                  "\n\t" // frequently used co
                                                  "\n\t" // i = 0
             "mov r0, #0"
        "I_LOOP:"
             "cmp r0, #1024"
                                                 "\n\t" // Have we reached i:
                                                 "\n\t" // - if YES, go to (
// - if NO, continue
             "beg END"
 84
             "mla r8, r12, r0, r3"
                                                 "\n\t" // moving to NEXT A':
 85
                                                 "\n\t" // j = 0
             "mov r1, #0"
        "J_LOOP:"
                                                 "\n\t"
              "cmp r1, #1024"
                                                  "\n\t" // Have we reached j:
            "cmp ii, #102.
"beq NEXT_I_ITERATION"
                                                 "\n\t" // - if YES, go to :
                                                         // - if NO, continue
                                                 "\n\t" // k = 0
           "mov r2, #0"
             "mla r10, r12, r1, r4"
                                                  "\n\t" // moving to NEXT B's
             "mov r6, r8"
                                                 "\n\t" // reset the pointer
                                                  "\n\t" // reset the pointer
             "mov r7, r10"
        "K_LOOP:"
                                                 "\n\t"
             "vld1.64 {d0-d3}, [r6:64]!"
                                                "\n\t" // load first 8 elemen
                                                "\n\t" // load first 8 elemen
             "vld1.64 {d4-d7}, [r7:64]!" "\n\t" // load first 8 elemer
"vld1.64 {d8-d11}, [r6:64]!" "\n\t" // load second 8 elemer
 98
           "vld1.64 (d8-d11), [r6:04]!" "\n\t" // load second 8 elemi
"vld1.64 (d12-d15), [r7:64]!" "\n\t" // load second 8 elemi
                                           // do the vector multiplication
         "vmul.i32 q8, q0, q4"
"vmul.i32 q9, q1, q5"
"vmul.i32 q10, q2, q6"
"vmul.i32 q11, q3, q7"
                                                 "\n\t" // q8 <- q0 * q4
                                                "\n\t" // q9 <- q1 * q5
103
                                                "\n\t" // q10 <- q2 * q6
                                                "\n\t" // q11 <- q3 * q7
                                            // reduce everything to d16[0] :
105
          "vadd.i32 q10, q10, q11"
"vadd.i32 q8, q8, q9"
"vadd.i32 q8, q8, q10"
                                                   "\n\t" // q10 <- q10 + q11
                                                 "\n\t" // q8 <- q8 + q9
                                                 "\n\t" // q8 <- q8 + q10
                                                 "\n\t" // reduce within q8
            "vadd.i32 d16, d16, d17"
            "vpadd.i32 d16, d16"
                                                 "\n\t" // reduce within d16
110
                                                 "\n\t" // k++
111
            "add r2, r2, #1"
           "cmp r2, #64"
                                                  "\n\t" // Have we reached ka
112
                                                 "\n\t" // - if NOT, go to
"\n\t" // - if YES, store
             "bne K_LOOP"
113
            "vst1.32 d16[0], [r5:32]!"
                                                                 r5, address po
                                                  "\n\t" // j++
             "add r1, r1, #1"
116
           "b J_L00P"
                                                  "\n\t"
118
         "NEXT_I_ITERATION:"
                                                  "\n\t"
119
              "add r0, r0, #1"
                                                  "\n\t" // i++
120
             "b I_LOOP"
                                                  "\n\t" // go to next I loop
                                                  "\n\t"
         "END:"
              "pop {r0-r12, r14}"
                                                  "\n\t" //retrieve the state
```

Figure 12: NEON inline assembly

As shown in Figure 12, the main idea of implementation here consists of three parts:

- Vector load (Line 96 ... 99), processing 16 elements per K iteration.
- Vector multiply (Line 101 ... 104) and store the results in temp registers {q8 q11}.
- Reduce the sum stored in $\{q8 q11\}$ (line 106 ... 110) to d16[0] in q8.

2.5 NEON Assembly Result

Figure 13 shows the NEON assembly results.

```
pi@raspberrypi:~/lab5_src $ gcc -03 -mfpu=neon matrix_multiply_neon.c -o matmul_neon pi@raspberrypi:~/lab5_src $ ./matmul_neon Running matmul ...
In matmul asm function ...
Execution took 2.139925 seconds.
Performance counter result: 2546922624
pi@raspberrypi:~/lab5_src $
```

Figure 13: NEON assembly results

Execution Time vs. O-level - matrix_multiply_basic()

NEON vs Basic and comparison with asm_inline version




Figure 14: Execution time comparison

Cycles vs. O-level - matrix_multiply_basic()

NEON vs Basic and comparison with asm_inline version




Figure 15: Used instruction comparison

Figure 14 and Figure 15 show that the inline assembly (orange circle) can reach the same performance level of O3. NEON inline assembly (blue star) can increase the performance of the program a lot. It can get almost a speedup of 100 and only uses less than 2% cycles compared with the basic function implemented in C.

3 Optimization

The main strategy used to optimize the code includes:

- Matrix transpose of B for better memory access pattern based on the fact that C is row majored.
- NEON SIMD instruction
- Loop unrolling once to allow the processor to issue more independent instructions
- Conditional instructions used, e.g. SUBS and BNE, instead of using CMP r12, #1024
- Prefetching using PLD to notify cache data prefetching of the lines for NEON SIMD VLDR

The results of optimization is shown in Table 6. (For implementation, please refer to the code "task3 asm inline neon optimized.c" in the email attachment).

```
pi@raspberrypi:~/lab5_src $ ./matmul_neon
Running matmul ...
In matmul asm function ...
Execution took 2.064989 seconds.
Performance counter result: 2469210201
```

Figure 16: Execution time and performance counter result after optimization.

asm_NEON:		
	Cycles_NEON_asm_inline	T_NEON_asm_inline
	2546922624	2.139925
asm_NEON_Optimize		
	Cycles_NEON_optimize	T_NEON_inline_optimize
	2469210201	2.064989

Table 6: Optimization improves the both cycles and execution time.

To sum up, the final optimized code achieves a significant speedup compared to the original basic function using C:

$$Speedup = \frac{208.806454}{2.064989} = 101.117$$