

Lecture 11: Mosfet Large Signal

VE311 Electronic Circuits

Xuyang Lu 2024 Summer



Recap of Last Lecture



MOSFET

Analog Circuits



• MOSFET Circuits

Spice Models

Analog Circuits ○○●○○○○○○



NMOS Model			
$LEVEL{=}1$	VTO=0.7	GAMMA=0.45	PHI=0.9
NSUB=9e+14	LD=0.08e-6	UO=350	LAMBDA=0.1
TOX=9e-9	PB=0.9	CJ = 0.56e-3	CJSW=0.35e-11
MJ=0.45	MJSW=0.2	CGDO=0.4e-9	JS=1.0e-8
PMOS Model			
LEVEL=1	VTO=-0.8	GAMMA=0.4	PHI=0.8
NSUB=5e+14	LD=0.09e-6	UO=100	LAMBDA=0.2
TOX=9e-9	PB=0.9	CJ = 0.94e - 3	CJSW=0.32e-11
MJ = 0.5	MJSW=0.3	CGDO=0.3e-9	JS=0.5e-8



Spice Models

Analog Circuits

00000000



- Simulators such as SPICE and Cadence need accurate models for each device.
- Above is the simplest MOS SPICE model, known as "Level 1," and provide typical values for each parameter corresponding to 0.5-µm technology.





Analog Circuits

വാര് വാവ



```
VTO: threshold voltage with zero V_{SB} (unit: V) GAMMA: body effect coefficient (unit: V^{1/2}) PHI: 2\Phi_F (unit: V) TOX: gate oxide thickness (unit: m) NSUB: substrate doping (unit: cm^{-3}) LD: source/drain side diffusion (unit: m) UO: channel mobility (unit: cm^2/V/s) LAMBDA: channel-length modulation coefficient (unit: V^{-1})
```

Spice Models



```
CJ: source/drain bottom-plate junction capacitance per unit area ( unit : F/m^2 ) CJSW: source/drain sidewall junction capacitance per unit length ( unit : F/m )
```

 $\mathsf{PB} : \mathsf{source} \; / \; \mathsf{drain} \; \mathsf{junction} \; \mathsf{built-in} \; \mathsf{potential} \; \big(\; \mathsf{unit} \; \colon \; \mathsf{V} \; \big)$

 $\mathsf{MJ} : \mathsf{exponent}$ in CJ equation ($\mathsf{unitless}$)

 $\mathsf{MJSW}: \mathsf{exponent} \ \mathsf{in} \ \mathsf{CJSW} \ \mathsf{equation} \ (\ \mathsf{unitless} \)$

CGDO: gate-drain overlap capacitance per unit width (unit : F/m)


CGSO : gate-source overlap capacitance per unit width (unit : F/m)

 $\mathsf{JS}:\mathsf{source}/\mathsf{drain}$ leakage current per unit area (unit $\mathrel{\mathop:}\ A/m^2$)



Body Effect Example

$$\lambda \neq 0 \quad \gamma \neq 0 \tag{1}$$



$$(\frac{W_{drawn}}{L_{drawn}}) = \frac{10\mu m}{2\mu m} \qquad \text{(2)}$$

$$V_{th} = 0.7 + 0.45(\sqrt{0.9 + 1} - \sqrt{0.9}) \tag{3}$$


Transconductance

$$I_D = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L_{eff}} \right) \left(V_{GS} - V_{TH} \right)^2 \left(1 + \lambda V_{DS} \right) \tag{4} \label{eq:ID}$$



Body Effect Example

$$\lambda \neq 0 \quad \gamma \neq 0 \tag{5}$$



$$(\frac{W_{drawn}}{L_{drawn}}) = \frac{10\mu m}{2\mu m} \qquad (6)$$

$$V_{th} = 0.7 + 0.45(\sqrt{0.9 + 1} - \sqrt{0.9}) \tag{7}$$

Transconductance


$$I_{D} = \frac{1}{2} \mu_{n} C_{ox} \left(\frac{W}{L_{eff}} \right) \left[\left(V_{GS} - V_{TH} \right) V_{DS} - \frac{1}{2} V_{DS}^{2} \right] \quad \text{(8)}$$




上海交通大學 SHANGHAI JIAO TONG UNIVERSITY

Body Effect Example

Sketch I_D as a function of V_X increasing from $-\infty$ to 0. Assume $V_{TH}=0.6V$, $\gamma=0.4V^{1/2}$ and $2\Phi_F=0.7V$.







Solution:
$$1.2 = 0.6 + 0.4 \left(\sqrt{0.7 - V_X} - \sqrt{0.7} \right), V_X = -4.76 \ V$$

Drain-induced Barrier Lowering








In short-channel devices, the drain is close enough to gate the channel, and so a high drain voltage can open the bottleneck and turn on the transistor prematurely.

Drain-induced Barrier Lowering






In short-channel devices, the drain is close enough to gate the channel, and so a high drain voltage can open the bottleneck and turn on the transistor prematurely.





NMOS vs PMOS



Common Source









PMOS Example





$$\left(\frac{W_{drawn}}{L_{drawn}}\right) = \frac{10\mu m}{2\mu m} \tag{9}$$



 No bulk connect means ground for NMOS



 \bullet For the NMOS operating in the saturation region $(V_{DS} \geq V_{GS} - V_{TH})$:



•
$$\Delta V_{GS}$$
 results in $\Delta I_D = g_m \times \Delta V_{GS}$.

$$I_{D} = \frac{1}{2} \mu_{n} C_{ox} \frac{W}{L'} \left(V_{GS} - V_{TH} \right)^{2}$$
 (10)




$$g_{m} = \frac{\partial I_{D}}{\partial V_{GS}} = \mu_{n} C_{ox} \frac{W}{L'} (V_{GS} - V_{TH}) = \sqrt{2\mu_{n} C_{ox} \frac{W}{L'} I_{D}} = \frac{2I_{D}}{V_{GS} - V_{TH}}$$
(11)


With channel-length modulation

$$g_{m} = \mu_{n} C_{ox} \frac{W}{L} \left(V_{GS} - V_{TH} \right) \left(1 + \lambda V_{DS} \right)$$
 (12)


$$=\sqrt{2\mu_n C_{ox}(W/L)I_D\left(1+\lambda V_{DS}\right)}\tag{13}$$


















- For a given NMOS, gm changes according to the DC biasing condition.
- If a small signal is applied to a NMOS with defined biasing values, we assume the signal amplitude is small enough that the variation in gm is negligible.




$$r_o = \frac{\partial V_{DS}}{\partial I_D} \tag{14}$$

$$=\frac{1}{\partial I_D/\partial V_{DS}}\tag{15}$$

$$= \frac{1}{\frac{1}{2}\mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{TH})^2 \cdot \lambda}$$
 (16)









(21)

$$g_{mb} = \frac{\partial I_D}{\partial V_{DG}} \tag{17}$$


$$= \mu_n C_{ox} \frac{W}{L} \left(V_{GS} - V_{TH} \right) \left(-\frac{\partial V_{TH}}{\partial V_{BS}} \right) \qquad (18) \qquad \qquad g_{mb} = g_m \frac{\gamma}{2\sqrt{2\Phi_E + V_{SB}}}$$

$$\frac{\partial V_{TH}}{\partial V_{BS}} = -\frac{\partial V_{TH}}{\partial V_{SB}} \tag{19}$$

$$= -\frac{\gamma}{2} \left(2\Phi_F + V_{SB} \right)^{-1/2} \tag{20}$$



Common Source




Analog Circuits



Common Source


$$\left(\frac{W_{drawn}}{L_{drawn}}\right) = \frac{10 \ \mu m}{2 \ \mu m} \tag{24}$$




Common Source

$$\left(\frac{W_{drawn}}{L_{drawn}}\right) = \frac{10 \ \mu m}{2 \ \mu m} \tag{25}$$

$$1V + 0.001\sin(2\pi 100t)$$




$$\left(\frac{W_{drawn}}{L_{drawn}}\right) = \frac{10 \ \mu m}{2 \ \mu m} \tag{26}$$











Layout



NMOS



PMOS



Layout



- W/L is chosen to determine g_m .
- Minimum L is dictated by the process.
- Design rules:
 - Poly-Si extends beyond the channel area by some amount.
 - \bullet Enough $n^+\mbox{, }p^+\mbox{ or poly-Si area surrounding each via.}$
 - Enough distance between two vias.
 - Many others.


NMOS vs PMOS in Performance



- PMOS devices are quite inferior to NMOS in most CMOS technology.
- Lower mobility of holes $(\mu_p C_{ox} \approx 0.5 \mu_n C_{ox})$ yield lower current drive and conductance.
- NMOS exhibit higher output resistance, providing more ideal current sources and higher voltage gain.
- It is preferable to use NMOS rather than PMOS wherever possible.

Common-Source






$$V_{in} = 0.8 + 0.001\sin(2\pi 100t)$$
 (28)

Transconductance

0000000000000000





$$V_{in} = 4.1 + 0.001\sin(2\pi 100t) \quad (29)$$