```
//Kunal Mukherjee
     //3/15/2019
 3
 4
     #define READ 1
    #define WRITE 0
 5
 6
7 #define I2C_CR1_PE (1 << 0)
8 #define I2C_CR2_WRN (1 << 10)
9 #define I2C_CR2_START (1 << 13)
10 #define I2C_CR2_STOP (1 << 14)
11 #define I2C_CR2_NACK (1 << 15)
12 #define I2C_ISR_STOPF (1 << 05)
13 #define I2C_ICR_STOPCF (1 << 05)
14 #define I2C_ISR_BUSY (1 << 15)
15 #define I2C_ISR_TXIS (1 << 01)
16 #define I2C ISR TXE (1 << 00)
17 #define I2C ISR TC (1 << 06)
18 #define I2C ISR NACKF (1 << 04)
19 #define I2C_ISR_RXNE (1 << 02)
20 #define I2C_ISR_ADDCODE (127 << 17)</pre>
21 #define I2C_ISR_DIR (1 << 16)
22
    #define I2C ISR ADDR
                            (1 << 3)
23
     #define RCC AHB1ENR DMA1EN (1 << 0)</pre>
24
25
     #define DMA_CCR_MEM2MEM (1 << 14)</pre>
26
    #define DMA CCR PL (3 << 12)
    #define DMA CCR PL 1
                              (3 << 12)
27
28 #define DMA_CCR_PSIZE (3 << 8)
29 #define DMA CCR PSIZE 0 (1 << 8)
30 #define DMA CCR MSIZE (3 << 10)
31 #define DMA_CCR_MSIZE_0 (1 << 10)</pre>
32 #define DMA_CCR_PINC (1 << 6)
33 #define DMA_CCR_MINC (1 << 7)
34 #define DMA CCR CIRC (1 << 5)
35 #define DMA_CCR_DIR (1 << 4)
36 #define DMA_CCR_EN (1 << 0)
37
     #define DMA CSELR C1S (15 << 0)</pre>
39
40
    //RCC starts at 0x4002 1000
     #define RCC AHB2ENR (*((volatile unsigned long *) 0x4002104C)) //AHB2 peripheral clock enable register
41
    #define RCC APB1ENR1 (*((volatile unsigned long *) 0x40021058)) //APB1 peripheral clock enable register 1
42
    #define RCC AHB1ENR (*((volatile unsigned long *) 0x40021048)) //AHB1 peripheral clock enable register
43
44
    //GPIOA start 0x4800 0000
46 #define GPIOA MODER (*((volatile unsigned long *) 0x48000000)) //GPIO A Mode register
47 #define GPIOA OTYPER (*((volatile unsigned long *) 0x48000004)) //GPIO A Output type reg
48 #define GPIOA OSPEEDR (*((volatile unsigned long *) 0x48000008)) //GPIO A Output speed register
49 #define GPIOA PUPDR (*((volatile unsigned long *) 0x4800000C)) //GPIO A Pudr register
50 #define GPIOA_AFRL (*((volatile unsigned long *) 0x48000020)) //GPIO A Alternate func register low
51
     #define GPIOA_AFRH (*((volatile unsigned long *) 0x48000024)) //GPIO A Alternate func register high
52
     #define GPIOA ODR
                           (*((volatile unsigned long *) 0x48000014)) //GPIO A Output data reg
53
54
     //GPIOB start 0x4800 0400
55
    #define GPIOB MODER (*((volatile unsigned long *) 0x48000400)) //GPIO B Mode register
    #define GPIOB PUPDR (*((volatile unsigned long *) 0x4800040C)) //GPIO B Pudr register
56
57
    #define GPIOB BSRR (*((volatile unsigned long *) 0x48000418)) //GPIO B Output Bit set/reset register
58 #define GPIOB_AFRL (*((volatile unsigned long *) 0x48000420)) //GPIO B Alternate func register
    #define GPIOB ODR (*((volatile unsigned long *) 0x48000414)) //GPIO B Output data reg
   //ADC start 0x5004 0000
62 #define ADC ISR (*((volatile unsigned long *) 0x50040000)) //ADC interrupt and status register
63 #define ADC IER
                         (*((volatile unsigned long *) 0x50040004)) //ADC interrupt enable register
                         (*((volatile unsigned long *) 0x50040008)) //ADC control register
64 #define ADC CR
65
   #define ADC_SQR1 (*((volatile unsigned long *) 0x50040030)) //ADC regular sequence register
    #define ADC_DR (*((volatile unsigned long *) 0x50040040)) //ADC data register
66
67
     #define ADC_CCR
                         (*((volatile unsigned long *) 0x50040308)) //ADC common control register
     #define ADC CFGR
                          (*((volatile unsigned long *) 0x5004000C)) //ADC configuration register
68
69
70
    //TIM2 start 0x4000 0000
   #define TIM2 CR1 (*((volatile unsigned long *) 0x40000000)) //TIM2 control register
71
72
    #define TIM2 EGR
                        (*((volatile unsigned long *) 0x40000014)) //TIM2 event generation register
```

C:\Users\kunmu\Documents\Kunal\UE courses\EE-454\Assignment_6\stm32l432.h

```
#define TIM2 CCMR1 (*((volatile unsigned long *) 0x40000018)) //TIM2 capture/compare mode register
     #define TIM2 CCMR2 (*((volatile unsigned long *) 0x4000001C)) //TIM2 capture/compare mode register
 75 #define TIM2 PSC (*((volatile unsigned long *) 0x40000028)) //TIM2 event generation register
 76 #define TIM2 ARR (*((volatile unsigned long *) 0x4000002C)) //TIM2 auto-reload register
 77 #define TIM2_CCR1 (*((volatile unsigned long *) 0x40000034)) //TIM2 capture/compare register
 78 #define TIM2_CCR2 (*((volatile unsigned long *) 0x40000038)) //TIM2 capture/compare register
 79 #define TIM2_CCR3 (*((volatile unsigned long *) 0x4000003C)) //TIM2 capture/compare register
 80
     #define TIM2_CCR4 (*((volatile unsigned long *) 0x40000040)) //TIM2 capture/compare register
 81
     #define TIM2_CCER
                        (*((volatile unsigned long *) 0x40000020)) //TIM2 capture/compare enable register
     #define TIM2 DIER (*((volatile unsigned long *) 0x4000000C)) //TIM2 interrupt enable register
 82
                        (*((volatile unsigned long *) 0x40000010)) //TIM2 status register
     #define TIM2 SR
 8.3
 84
     //I2C1 starts 0x4000 5400
 85
 86 #define I2C1 CR1
                         (*((volatile unsigned long *) 0x40005400)) //I2C1 status register
 87 #define I2C1 CR2
                         (*((volatile unsigned long *) 0x40005404)) //I2C1 status register
 88 #define I2C1 TIMINGR (*((volatile unsigned long *) 0x40005410)) //I2C1 timing register
 89 #define I2C1 ISR (*((volatile unsigned long *) 0x40005418)) //I2C1 interrupt and starts register
                         (*((volatile unsigned long *) 0x4000541C)) //I2C1 interrupt control register
 90 #define I2C1 ICR
 91 #define I2C1 TXDR (*((volatile unsigned long *) 0x40005428)) //I2C1 tranfer data register
 92 #define I2C1_RXDR (*((volatile unsigned long *) 0x40005424)) //I2C1 receive data register
 93 #define I2C1_OAR1 (*((volatile unsigned long *) 0x40005408)) //I2C1 own address 1 register
 94
    #define I2C1 OAR2 (*((volatile unsigned long *) 0x4000540C)) //I2C1 own address 2 register
 95
     //I2C3 starts 0x4000 5C00
 96
     #define I2C3_CR1
                         (*((volatile unsigned long *) 0x40005C00)) //I2C3 status register
 97
                          (*((volatile unsigned long *) 0x40005C04)) //I2C3 status register
 98
    #define I2C3 CR2
    #define I2C3 TIMINGR (*((volatile unsigned long *) 0x40005C10)) //I2C3 timing register
 99
100 #define I2C3 ISR (*((volatile unsigned long *) 0x40005C18)) //I2C3 interrupt and starts register
                          (*((volatile unsigned long *) 0x40005C1C)) //I2C3 interrupt control register
101 #define I2C3 ICR
102 #define I2C3 TXDR (*((volatile unsigned long *) 0x40005C28)) //I2C3 tranfer data register
103 #define I2C3_RXDR (*((volatile unsigned long *) 0x40005C24)) //I2C3 receive data register
104 #define I2C3 OAR1 (*((volatile unsigned long *) 0x40005C08)) //I2C3 own address 1 register
105 #define I2C3 OAR2 (*((volatile unsigned long *) 0x40005C0C)) //I2C3 own address 2 register
106
107 //NVIC 0xE000 E100 programmer maunal
108 #define NVIC ISER0 (*((volatile unsigned long *) 0xE000E100)) //Interrupt set enbale register 31-0
109
     #define NVIC_ISER1
                         (*((volatile unsigned long *) 0xE000E104)) //Interrupt set enbale register 63-32
                        (*((volatile unsigned long *) 0xE000E108)) //Interrupt set enbale register 80-64
110
     #define NVIC ISER2
111
112
     //SYSCFG 0x4001 0000
     #define SYSCFG_EXTICR1
113
                              (*((volatile unsigned long *) 0x40010008)) //SYSCFG
114
     //EXTI 0x4001 0400
115
116 #define EXTI IMR1
                               (*((volatile unsigned long*) 0x40010400)) //EXTI IMR1
                               (*((volatile unsigned long*) 0x40010408)) //EXTI_RTSR1
117 #define EXTI RTSR1
118
    #define EXTI PR1
                              (*((volatile unsigned long*) 0x40010414)) //EXTI PR1
119
     //DMA 0x4002 0000
120
121
     #define DMA1 CSELR
                                (*((volatile unsigned long*) 0x400200A8))
122
123
     #define DMA1_Channel1_CCR
                               (*((volatile unsigned long*) 0x40020008))
124
     #define DMA1_Channel1_CNDTR (*((volatile unsigned long*) 0x4002000C))
     #define DMA1_Channel1_CPAR (*((volatile unsigned long*) 0x40020010))
125
126
     #define DMA1 Channel1 CMAR
                                 (*((volatile unsigned long*) 0x40020014))
127
                                 (*((volatile unsigned long*) 0x4002001C))
128
     #define DMA1 Channel2 CCR
     #define DMA1 Channel2 CNDTR (*((volatile unsigned long*) 0x40020020))
129
     #define DMA1 Channel2_CPAR (*((volatile unsigned long*) 0x40020024))
130
131
     #define DMA1 Channel2 CMAR (*((volatile unsigned long*) 0x40020028))
132
133
134
135
136
```