

```

1  //Kunal Mukherjee;
2  //3/26/2019
3  //Project 2: HI2C
4
5  #include "stm32l432.h"
6  #include <stdint.h>
7
8  void GPIO_Init(void);
9  void ADC_Init(void);
10 void DMA_Init(void);
11
12 int ADC_Results[2] = {0};
13
14 #define ADC_value_max 4096
15
16 int main()
17 {
18     int value1 = 0, value2 = 0, i = 0;
19     GPIO_Init();
20     ADC_Init();
21     DMA_Init();
22
23     while(1)
24     {
25         ADC_CR |= (1 << 2); //start adc regular conversion
26         while((ADC_ISR & (1 << 3)) == 0);
27
28         value1 = ADC_Results[0] & 0xFFF; //only look at 12 bit
29         value2 = ADC_Results[1] & 0xFFF; //only look at 12 bit
30
31         // ADC_ISR |= (1 << 3);
32
33         TIM2_CCR2 = (int)((((float)(value1 + value2))/((float)(2 * ADC_value_max))) * 8096); //scale the
value
34
35         for (i = 0; i < 10000; i++); //have a delay
36     }
37     return 0;
38 }
39
40 void GPIO_Init(void)
41 {
42     RCC_AHB2ENR |= (1 << 1); //set the GPIOB clk
43     RCC_APB1ENR1 |= (1 << 0); //IO port B clock enable
44
45     GPIOB_MODER &= ~(3 << (2 * 3)); //clear the GPIOB mode bits
46     GPIOB_MODER |= (2 << (2 * 3)); //set port b3 is alternate 10
47     GPIOB_AFRL |= (1 << (4 * 3)); //alt func 1, port pin 3,
//control bit are 4 bit wide
48
49
50     TIM2_CR1 |= (1 << 7); //ARPE: Auto-reload preload enable
51     TIM2_PSC = 0; //PSC set to 0
52     TIM2_ARR = 8192; //4MHz/8192 = 488 Hz = 2.05 ms
53
54     TIM2_CCMR1 |= 0x6800; //Channel 2;
//bit 11: OC2PE: Output compare 2 preload enable
//0110: PWM mode 1 - In upcounting,
//channel 1 is active as long as
//TIMx_CNT < TIMx_CCR1 else inactive.
55
56
57     TIM2_CCER |= (1 << 4); //CC2E: Capture/Compare 2 output enable.
58
59
60     TIM2_CCR2 |= 0; //CCR2 is the value to be loaded in the actual
//capture/compare 2 register (preload value).
61
62
63     TIM2_EGR |= (1 << 0); //UG: update event
64
65     TIM2_CR1 |= (1 << 0); //CEN: counter enabled
66 }
67
68 void ADC_Init(void)
69 {
70
71

```

```

72     int i;
73     RCC_AHB2ENR |= (1 << 0); //set the GPIOA clk
74     RCC_AHB2ENR |= (1 << 13); //set ADC clk
75
76     //mode default to analog
77     GPIOA_PUPDR &= ~(1 << 1); //PA1 to no pull or down
78     GPIOA_PUPDR &= ~(1 << 2); //PA2 to no pull or down
79
80     ADC_CR &= ~(1 << 29); //deep power mode cleared
81     ADC_CR |= (1 << 28); //set voltage reg
82
83     for (i=0; i <10000; i++); //wait for .5us
84
85     ADC_CCR |= (1 << 22); //VREF ENAB
86     ADC_CCR |= (1 << 16); //HCLK/1 (Synchronous clock mode) enb
87
88     ADC_ISR |= (1 << 0); //ADC ready
89     ADC_CR |= (1 << 0); //ENB ADC
90     while ((ADC_ISR & (1 << 0)) == 0); //wait till ADC is ready
91
92     ADC_SQR1 |= (1 << 0); //Channel length 2
93     ADC_SQR1 |= (6 << 6); //CH6
94     ADC_SQR1 |= (7 << 12); //CH7
95
96     ADC_CFGR |= (1 << 0); //DMAEN
97     ADC_CFGR |= (1 << 1); //DMACFG: Direct memory access configuration
98     ADC_CFGR |= (1 << 16); //DISCEN: Discontinuous mode for regular channels
99
100    ADC_CR |= (1 << 2); //start adc regular conversion
101    }
102
103    void DMA_Init(void)
104    { //enable DMA1 cloc1
105        RCC_AHB1ENR |= RCC_AHB1ENR_DMA1EN;
106
107        //DMA channel 1 configuration for ADC6
108        DMA1_Channel1_CCR &= ~DMA_CCR_MEM2MEM; //diabale memory to memory mode
109
110        //Channel priority level
111        //00-low, 11-very high
112        DMA1_Channel1_CCR &= ~DMA_CCR_PL;
113        DMA1_Channel1_CCR |= DMA_CCR_PL_1; //high priority
114
115        //peripheral size:01 = 16 bits
116        DMA1_Channel1_CCR &= ~DMA_CCR_PSIZE;
117        DMA1_Channel1_CCR |= DMA_CCR_PSIZE_0;
118
119        //memory size:01 = 16 bits
120        DMA1_Channel1_CCR &= ~DMA_CCR_MSIZE;
121        DMA1_Channel1_CCR |= DMA_CCR_MSIZE_0;
122
123        //peripheral increment mode disable
124        DMA1_Channel1_CCR &= ~DMA_CCR_PINC;
125
126        //memory increment mode able
127        DMA1_Channel1_CCR |= DMA_CCR_MINC;
128
129        //circular mode enable
130        DMA1_Channel1_CCR |= DMA_CCR_CIRC;
131
132        //Data transfer direction - read
133        DMA1_Channel1_CCR &= ~DMA_CCR_DIR;
134
135        //Number of data to trnasfer
136        DMA1_Channel1_CNDTR = 3; //length of ADC sequence 2
137                                // I know it is supposed to be 2
138                                //but 2 was not working, ADC_DR was
139                                //not being copied to result[], but
140                                //making the sequence 3, it is working
141
142        //Peripheral address regsiter
143        DMA1_Channel1_CPAR = (uint32_t) &(ADC_DR);

```

```
144
145     //memeory address register
146     DMA1_Channel1_CMAR = (uint32_t) ADC_Results;
147
148     //DMA Channel Selection
149     //MAP DMA channel 1 to ADC1
150     DMA1_CSELR &= ~DMA_CSELR_C1S; //0000 CH1 mapped to ADC1
151
152     //enable DMA channel
153     DMA1_Channel1_CCR |= DMA_CCR_EN;
154 }
```