```
//Kunal Mukheriee
     //4/19/2019
 4
   #define MASTER READ 1
 5 #define MASTER_WRITE 0
   #define I2C CR1 PE (1 << 0)
 6
                             (1 << 6)
 7
     #define I2C_CR1_TCIE
 8
    #define I2C_CR2_WRN
                               (1 << 10)
9 #define I2C_CR2_WRN (1 << 10)
9 #define I2C_CR2_START (1 << 13)
10 #define I2C_CR2_STOP (1 << 14)
11 #define I2C_CR2_NACK (1 << 15)
12 #define I2C_ISR_STOPF (1 << 05)
13 #define I2C_ICR_STOPCF (1 << 05)
14 #define I2C_ISR_BUSY (1 << 15)
15 #define I2C_ISR_TXIS (1 << 01)
16 #define I2C ISR TXE (1 << 00)
17 #define I2C ISR TC (1 << 06)
18 #define I2C ISR NACKF (1 << 04)
19 #define I2C ISR RXNE (1 << 02)
20 #define I2C_ISR_ADDCODE (127 << 17)</pre>
21 #define I2C_ISR_DIR (1 << 16)
22
     #define I2C ISR ADDR (1 << 3)</pre>
23
                              (1 << 3)
24 #define USART_CR1_TE (1 << 3)
25 #define USART_CR1_RE (1 << 2)
26 #define USART_ISR_TEACK (1 << 21)
27 #define USART_ISR_REACK (1 << 22)
28 #define USART_ISR_RXNE (1 << 5)
29 #define USART ISR TXE
                                 (1 << 7)
30 #define USART ISR TC
                                 (1 << 6)
   #define USART ICR TCCF
                               (1 << 6)
33
   //RCC starts at 0x4002 1000
34
    #define RCC_AHB2ENR (*((volatile unsigned long *) 0x4002104C)) //AHB2 peripheral clock enable register
35
36
     #define RCC APB1ENR1 (*((volatile unsigned long *) 0x40021058)) //APB1 peripheral clock enable register 1
37
     #define RCC APB2ENR (*((volatile unsigned long *) 0x40021060)) //Peripheral Clock Enable Register
39
     //GPIOA start 0x4800 0000
40
    #define GPIOA_MODER
                            (*((volatile unsigned long *) 0x48000000)) //GPIO A Mode register
     #define GPIOA OTYPER (*((volatile unsigned long *) 0x48000004)) //GPIO A Output type reg
41
    #define GPIOA OSPEEDR (*((volatile unsigned long *) 0x48000008)) //GPIO A Output speed register
42
43 #define GPIOA PUPDR (*((volatile unsigned long *) 0x4800000C)) //GPIO A Pudr register
#define GPIOA_AFRL (*((volatile unsigned long *) 0x48000020)) //GPIO A Alternate func register low #define GPIOA_AFRH (*((volatile unsigned long *) 0x48000024)) //GPIO A Alternate func register high
46 #define GPIOA ODR
                            (*((volatile unsigned long *) 0x48000014)) //GPIO A Output data reg
47
    #define GPIOA IDR
                            (*((volatile unsigned long *) 0x48000010)) //GPIO A Output data reg
48
49 //GPIOB start 0x4800 0400
50 #define GPIOB_MODER (*((volatile unsigned long *) 0x48000400)) //GPIO B Mode register
51 #define GPIOB_PUPDR (*((volatile unsigned long *) 0x4800040C)) //GPIO B Pudr register
     #define GPIOB_BSRR (*((volatile unsigned long *) 0x48000418)) //GPIO B Output Bit set/reset register
52
                           (*((volatile unsigned long *) 0x48000420)) //GPIO B Alternate func register
53
     #define GPIOB AFRL
54
     #define GPIOB ODR
                              (*((volatile unsigned long *) 0x48000414)) //GPIO B Output data reg
    #define GPIOB OTYPER (*((volatile unsigned long *) 0x48000404)) //GPIO B Output type reg
55
    #define GPIOB OSPEEDR (*((volatile unsigned long *) 0x48000408)) // speed register
56
57
58 //ADC start 0x5004 0000
59 #define ADC_ISR (*((volatile unsigned long *) 0x50040000)) //ADC interrupt and status register
60 #define ADC IER
                           (*((volatile unsigned long *) 0x50040004)) //ADC interrupt enable register
61 #define ADC CR
                          (*((volatile unsigned long *) 0x50040008)) //ADC control register
62 #define ADC SQR1 (*((volatile unsigned long *) 0x50040030)) //ADC regular sequence register
#define ADC_DR (*((volatile unsigned long *) 0x50040040)) //ADC data register
#define ADC_CCR (*((volatile unsigned long *) 0x50040308)) //ADC common control register
65
    #define ADC_CFGR (*((volatile unsigned long *) 0x5004000C)) //ADC configuration register
66
67
     //TIM1 start 0x4001 2C00
     #define TIM1_CR1 (*((volatile unsigned long *) 0x40012C00)) //TIM1 control register
68
69
     #define TIM1 EGR
                          (*((volatile unsigned long *) 0x40012C04)) //TIM1 event generation register
    #define TIM1 CCMR1 (*((volatile unsigned long *) 0x40012C18)) //TIM1 capture/compare mode register
70
     #define TIM1 CCMR2 (*((volatile unsigned long *) 0x40012C1C)) //TIM1 capture/compare mode register
71
                         (*((volatile unsigned long *) 0x40012C28)) //TIM1 event generation register
72
    #define TIM1 PSC
```

```
#define TIM1 ARR (*((volatile unsigned long *) 0x40012C2C)) //TIM1 auto-reload register
     #define TIM1 CCR1 (*((volatile unsigned long *) 0x40012C34)) //TIM1 capture/compare register
 75 #define TIM1 CCR2 (*((volatile unsigned long *) 0x40012C38)) //TIM1 capture/compare register
 76 #define TIM1 CCR3 (*((volatile unsigned long *) 0x40012C3C)) //TIM1 capture/compare register
 77 #define TIM1_CCR4 (*((volatile unsigned long *) 0x40012C40)) //TIM1 capture/compare register
 78 #define TIM1_CCER (*((volatile unsigned long *) 0x40012C20)) //TIM1 capture/compare enable register
 79 #define TIM1_DIER (*((volatile unsigned long *) 0x40012C0C)) //TIM1 interrupt enable register
 80
     #define TIM1 SR (*((volatile unsigned long *) 0x40012C10)) //TIM1 status register
 81
 82
     //TIM2 start 0x4000 0000
 83 #define TIM2 CR1 (*((volatile unsigned long *) 0x40000000)) //TIM2 control register
 84 #define TIM2 EGR (*((volatile unsigned long *) 0x40000014)) //TIM2 event generation register
 85 #define TIM2 CCMR1 (*((volatile unsigned long *) 0x40000018)) //TIM2 capture/compare mode register
 86 #define TIM2 CCMR2 (*((volatile unsigned long *) 0x4000001C)) //TIM2 capture/compare mode register
 87 #define TIM2_PSC (*((volatile unsigned long *) 0x40000028)) //TIM2 event generation register
 88 #define TIM2 ARR (*((volatile unsigned long *) 0x4000002C)) //TIM2 auto-reload register
 89 #define TIM2 CCR1 (*((volatile unsigned long *) 0x40000034)) //TIM2 capture/compare register
 90 #define TIM2 CCR2 (*((volatile unsigned long *) 0x40000038)) //TIM2 capture/compare register
 91 #define TIM2 CCR3 (*((volatile unsigned long *) 0x4000003C)) //TIM2 capture/compare register
 92 #define TIM2_CCR4 (*((volatile unsigned long *) 0x40000040)) //TIM2 capture/compare register
 93 #define TIM2_CCER (*((volatile unsigned long *) 0x40000020)) //TIM2 capture/compare enable register
 94 #define TIM2_DIER (*((volatile unsigned long *) 0x4000000C)) //TIM2 interrupt enable register
     #define TIM2 SR (*((volatile unsigned long *) 0x40000010)) //TIM2 status register
 95
 96
     //I2C1 starts 0x4000 5400
 97
    98
 99
100 #define I2C1 TIMINGR (*((volatile unsigned long *) 0x40005410)) //I2C1 timing register
101 #define I2C1_ISR (*((volatile unsigned long *) 0x40005418)) //I2C1 interrupt and starts register
                         (*((volatile unsigned long *) 0x4000541C)) //I2C1 interrupt control register
102 #define I2C1 ICR
103 #define I2C1 TXDR (*((volatile unsigned long *) 0x40005428)) //I2C1 tranfer data register
104 #define I2C1 RXDR (*((volatile unsigned long *) 0x40005424)) //I2C1 receive data register
105 #define I2C1 OAR1 (*((volatile unsigned long *) 0x40005408)) //I2C1 own address 1 register
106 #define I2Cl OAR2 (*((volatile unsigned long *) 0x4000540C)) //I2Cl own address 2 register
107
#define I2C3_CR2 (*((volatile unsigned long *) 0x40005C04)) //I2C3 status register
#define I2C3_TIMINGR (*((volatile unsigned long *) 0x40005C10)) //I2C3 timing register
#define I2C3_ISR (*((volatile unsigned long *) 0x40005C18)) //I2C3 interrupt and starts register
#define I2C3_ISR (*((volatile unsigned long *) 0x40005C18)) //I2C3 interrupt control register
114 #define I2C3 TXDR
                        (*((volatile unsigned long *) 0x40005C28)) //I2C3 tranfer data register
115 #define I2C3 RXDR (*((volatile unsigned long *) 0x40005C24)) //I2C3 receive data register
116 #define I2C3 OAR1 (*((volatile unsigned long *) 0x40005C08)) //I2C3 own address 1 register
                        (*((volatile unsigned long *) 0x40005C0C)) //I2C3 own address 2 register
117 #define I2C3 OAR2
118
119 //NVIC 0xE000 E100 programmer maunal
120 #define NVIC ISERO (*((volatile unsigned long *) 0xE000E100)) //Interrupt set enbale register 31-0
121 #define NVIC ISER1 (*((volatile unsigned long *) 0xE000E104)) //Interrupt set enbale register 63-32
122
     #define NVIC ISER2 (*((volatile unsigned long *) 0xE000E108)) //Interrupt set enbale register 80-64
123
     //SYSCFG 0x4001 0000
124
125
     #define SYSCFG EXTICR1 (*((volatile unsigned long *) 0x40010008)) //SYSCFG
126
127
     //EXTI 0x4001 0400
    #define EXTI IMR1 (*((volatile unsigned long*) 0x40010400)) //EXTI IMR1
128
     #define EXTI RTSR1 (*((volatile unsigned long*) 0x40010408)) //EXTI RTSR1
129
130
    #define EXTI_PR1 (*((volatile unsigned long*) 0x40010414)) //EXTI_PR1
131
132 //USART 0x4001 3800
#define USART1 CR1 (*((volatile unsigned long *) 0x40013800))
#define USART1 CR2 (*((volatile unsigned long *) 0x40013804))
#define USART1 BRR (*((volatile unsigned long *) 0x4001380C))
#define USART1_ISR (*((volatile unsigned long *) 0x4001381C))
#define USART1_RDR (*((volatile unsigned long *) 0x40013824))
#define USART1_TDR (*((volatile unsigned long *) 0x40013828))
139
     #define USART1 ICR (*((volatile unsigned long *)
     0x40013820))
140
     //USART 0x4001 4C00
141
     #define UART4 CR1 (*((volatile unsigned long *) 0x40004C00))
142
     #define UART4 CR2 (*((volatile unsigned long *) 0x40004C04))
143
```

## C:\Users\kunmu\Documents\Kunal\UE courses\EE-454\Project\_3\stm32l432.h

```
#define UART4_BRR (*((volatile unsigned long *) 0x40004C0C))
#define UART4_ISR (*((volatile unsigned long *) 0x40004C1C))
#define UART4_RDR (*((volatile unsigned long *) 0x40004C24))
#define UART4_TDR (*((volatile unsigned long *) 0x40004C24))
#define UART4_ICR (*((volatile unsigned long *) 0x40004C28))
#define UART4_ICR (*((volatile unsigned long *) 0x40004C20))
#define UART4_ICR (*((volatile unsigned long *) 0x40004C20)
#define UART4_ICR (*((volatile unsigned long *) 0x40004C20)
#define UART4_ICR (*((volatile unsigned long *) 0x40004C20)
#define UART4_ICR (*((volatile unsig
```