

```
1 //Kunal Mukherjee
2 //3/15/2019
3
4 #define MASTER_READ 1
5 #define MASTER_WRITE 0
6 #define I2C_CR1_PE (1 << 0)
7 #define I2C_CR1_TCIE (1 << 6)
8 #define I2C_CR2_WRN (1 << 10)
9 #define I2C_CR2_START (1 << 13)
10 #define I2C_CR2_STOP (1 << 14)
11 #define I2C_CR2_NACK (1 << 15)
12 #define I2C_ISR_STOPF (1 << 05)
13 #define I2C_ICR_STOPCF (1 << 05)
14 #define I2C_ISR_BUSY (1 << 15)
15 #define I2C_ISR_TXIS (1 << 01)
16 #define I2C_ISR_TXE (1 << 00)
17 #define I2C_ISR_TC (1 << 06)
18 #define I2C_ISR_NACKF (1 << 04)
19 #define I2C_ISR_RXNE (1 << 02)
20 #define I2C_ISR_ADDCODE (127 << 17)
21 #define I2C_ISR_DIR (1 << 16)
22 #define I2C_ISR_ADDR (1 << 3)
23
24 //RCC starts at 0x4002 1000
25 #define RCC_AHB2ENR (*(volatile unsigned long *) 0x4002104C) //AHB2 peripheral clock enable register
26 #define RCC_APB1ENR1 (*(volatile unsigned long *) 0x40021058) //APB1 peripheral clock enable register 1
27
28 //GPIOA start 0x4800 0000
29 #define GPIOA_MODER (*(volatile unsigned long *) 0x48000000) //GPIO A Mode register
30 #define GPIOA_OTYPER (*(volatile unsigned long *) 0x48000004) //GPIO A Output type reg
31 #define GPIOA_OSPEEDR (*(volatile unsigned long *) 0x48000008) //GPIO A Output speed register
32 #define GPIOA_PUPDR (*(volatile unsigned long *) 0x4800000C) //GPIO A Pudr register
33 #define GPIOA_AFRLL (*(volatile unsigned long *) 0x48000020) //GPIO A Alternate func register low
34 #define GPIOA_AFRH (*(volatile unsigned long *) 0x48000024) //GPIO A Alternate func register high
35 #define GPIOA_ODR (*(volatile unsigned long *) 0x48000014) //GPIO A Output data reg
36
37 //GPIOB start 0x4800 0400
38 #define GPIOB_MODER (*(volatile unsigned long *) 0x48000400) //GPIO B Mode register
39 #define GPIOB_PUPDR (*(volatile unsigned long *) 0x4800040C) //GPIO B Pudr register
40 #define GPIOB_BSRR (*(volatile unsigned long *) 0x48000418) //GPIO B Output Bit set/reset register
41 #define GPIOB_AFRLL (*(volatile unsigned long *) 0x48000420) //GPIO B Alternate func register
42 #define GPIOB_ODR (*(volatile unsigned long *) 0x48000414) //GPIO B Output data reg
43 #define GPIOB_OTYPER (*(volatile unsigned long *) 0x48000404) //GPIO B Output type reg
44
45 //ADC start 0x5004 0000
46 #define ADC_ISR (*(volatile unsigned long *) 0x50040000) //ADC interrupt and status register
47 #define ADC_IER (*(volatile unsigned long *) 0x50040004) //ADC interrupt enable register
48 #define ADC_CR (*(volatile unsigned long *) 0x50040008) //ADC control register
49 #define ADC_SQR1 (*(volatile unsigned long *) 0x50040030) //ADC regular sequence register
50 #define ADC_DR (*(volatile unsigned long *) 0x50040040) //ADC data register
51 #define ADC_CCR (*(volatile unsigned long *) 0x50040308) //ADC common control register
52 #define ADC_CFGR (*(volatile unsigned long *) 0x5004000C) //ADC configuration register
53
54 //TIM2 start 0x4000 0000
55 #define TIM2_CR1 (*(volatile unsigned long *) 0x40000000) //TIM2 control register
56 #define TIM2_EGR (*(volatile unsigned long *) 0x40000014) //TIM2 event generation register
57 #define TIM2_CCMR1 (*(volatile unsigned long *) 0x40000018) //TIM2 capture/compare mode register
58 #define TIM2_CCMR2 (*(volatile unsigned long *) 0x4000001C) //TIM2 capture/compare mode register
59 #define TIM2_PSC (*(volatile unsigned long *) 0x40000028) //TIM2 event generation register
60 #define TIM2_ARR (*(volatile unsigned long *) 0x4000002C) //TIM2 auto-reload register
61 #define TIM2_CCR1 (*(volatile unsigned long *) 0x40000034) //TIM2 capture/compare register
62 #define TIM2_CCR2 (*(volatile unsigned long *) 0x40000038) //TIM2 capture/compare register
63 #define TIM2_CCR3 (*(volatile unsigned long *) 0x4000003C) //TIM2 capture/compare register
64 #define TIM2_CCR4 (*(volatile unsigned long *) 0x40000040) //TIM2 capture/compare register
65 #define TIM2_CCER (*(volatile unsigned long *) 0x40000020) //TIM2 capture/compare enable register
66 #define TIM2_DIER (*(volatile unsigned long *) 0x4000000C) //TIM2 interrupt enable register
67 #define TIM2_SR (*(volatile unsigned long *) 0x40000010) //TIM2 status register
68
69 //I2C1 starts 0x4000 5400
70 #define I2C1_CR1 (*(volatile unsigned long *) 0x40005400) //I2C1 status register
71 #define I2C1_CR2 (*(volatile unsigned long *) 0x40005404) //I2C1 status register
72 #define I2C1_TIMINGR (*(volatile unsigned long *) 0x40005410) //I2C1 timing register
```

```
73 #define I2C1_ISR      (*(volatile unsigned long *) 0x40005418)) //I2C1 interrupt and starts register
74 #define I2C1_ICR      (*(volatile unsigned long *) 0x4000541C)) //I2C1 interrupt control register
75 #define I2C1_TXDR      (*(volatile unsigned long *) 0x40005428)) //I2C1 tranfer data register
76 #define I2C1_RXDR      (*(volatile unsigned long *) 0x40005424)) //I2C1 receive data register
77 #define I2C1_OAR1      (*(volatile unsigned long *) 0x40005408)) //I2C1 own address 1 register
78 #define I2C1_OAR2      (*(volatile unsigned long *) 0x4000540C)) //I2C1 own address 2 register
79
80 //I2C3 starts 0x4000 5C00
81 #define I2C3_CR1      (*(volatile unsigned long *) 0x40005C00)) //I2C3 status register
82 #define I2C3_CR2      (*(volatile unsigned long *) 0x40005C04)) //I2C3 status register
83 #define I2C3_TIMINGR    (*(volatile unsigned long *) 0x40005C10)) //I2C3 timing register
84 #define I2C3_ISR      (*(volatile unsigned long *) 0x40005C18)) //I2C3 interrupt and starts register
85 #define I2C3_ICR      (*(volatile unsigned long *) 0x40005C1C)) //I2C3 interrupt control register
86 #define I2C3_TXDR      (*(volatile unsigned long *) 0x40005C28)) //I2C3 tranfer data register
87 #define I2C3_RXDR      (*(volatile unsigned long *) 0x40005C24)) //I2C3 receive data register
88 #define I2C3_OAR1      (*(volatile unsigned long *) 0x40005C08)) //I2C3 own address 1 register
89 #define I2C3_OAR2      (*(volatile unsigned long *) 0x40005C0C)) //I2C3 own address 2 register
90
91 //NVIC 0xE000 E100 programmer maunal
92 #define NVIC_ISER0      (*(volatile unsigned long *) 0xE000E100)) //Interrupt set enbale register 31-0
93 #define NVIC_ISER1      (*(volatile unsigned long *) 0xE000E104)) //Interrupt set enbale register 63-32
94 #define NVIC_ISER2      (*(volatile unsigned long *) 0xE000E108)) //Interrupt set enbale register 80-64
95
96 //SYSCFG 0x4001 0000
97 #define SYSCFG_EXTICR1    (*(volatile unsigned long *) 0x40010008)) //SYSCFG
98
99 //EXTI 0x4001 0400
100 #define EXTI_IMR1        (*(volatile unsigned long*) 0x40010400)) //EXTI_IMR1
101 #define EXTI_RTSR1        (*(volatile unsigned long*) 0x40010408)) //EXTI_RTSR1
102 #define EXTI_PR1          (*(volatile unsigned long*) 0x40010414)) //EXTI_PR1
103
104
105
106
107
```