```
//Kunal Mukherjee
     //3/15/2019
 4 #define MASTER READ 1
 5 #define MASTER_WRITE 0
   #define I2C CR1 PE (1 << 0)
 6
                              (1 << 6)
 7
     #define I2C_CR1_TCIE
    #define I2C_CR2_WRN
 8
                              (1 << 10)
9 #define I2C_CR2_START (1 << 13)
10 #define I2C_CR2_STOP (1 << 14)
11 #define I2C_CR2_NACK (1 << 15)
12 #define I2C_ISR_STOPF (1 << 05)
13 #define I2C_ICR_STOPCF (1 << 05)
14 #define I2C_ISR_BUSY (1 << 15)
15 #define I2C_ISR_TXIS (1 << 01)
16 #define I2C ISR TXE (1 << 00)
17 #define I2C ISR TC (1 << 06)
18 #define I2C ISR NACKF (1 << 04)
19 #define I2C ISR RXNE (1 << 02)
20 #define I2C_ISR_ADDCODE (127 << 17)
21 #define I2C_ISR_DIR (1 << 16)
22
     #define I2C ISR ADDR (1 << 3)</pre>
23
     //RCC starts at 0x4002 1000
24
     #define RCC AHB2ENR (*((volatile unsigned long *) 0x4002104C)) //AHB2 peripheral clock enable register
25
     #define RCC APB1ENR1 (*((volatile unsigned long *) 0x40021058)) //APB1 peripheral clock enable register 1
26
27
28
     //GPIOA start 0x4800 0000
29
    #define GPIOA MODER (*((volatile unsigned long *) 0x48000000)) //GPIO A Mode register
30 #define GPIOA OTYPER (*((volatile unsigned long *) 0x48000004)) //GPIO A Output type reg
31 #define GPIOA OSPEEDR (*((volatile unsigned long *) 0x48000008)) //GPIO A Output speed register
32 #define GPIOA PUPDR (*((volatile unsigned long *) 0x4800000C)) //GPIO A Pudr register
33 #define GPIOA_AFRL (*((volatile unsigned long *) 0x48000020)) //GPIO A Alternate func register low
34 #define GPIOA AFRH (*((volatile unsigned long *) 0x48000024)) //GPIO A Alternate func register high
    #define GPIOA_ODR
                            (*((volatile unsigned long *) 0x48000014)) //GPIO A Output data reg
3.5
36
   //GPIOB start 0x4800 0400
#define GPIOB_MODER (*((volatile unsigned long *) 0x48000400)) //GPIO B Mode register
#define GPIOB_PUPDR (*((volatile unsigned long *) 0x4800040C)) //GPIO B Pudr register
37
38
39
    #define GPIOB_BSRR (*((volatile unsigned long *) 0x48000418)) //GPIO B Output Bit set/reset register
40
    #define GPIOB_ODR (*((volatile unsigned long *) 0x48000420)) //GPIO B Alternate func register
#define GPIOB_ODR (*((volatile unsigned long *) 0x48000414)) //GPIO B Output data reg
   #define GPIOB AFRL
41
42
    #define GPIOB OTYPER (*((volatile unsigned long *) 0x48000404)) //GPIO B Output type reg
4.3
44
45 //ADC start 0x5004 0000
46 #define ADC_ISR (*((volatile unsigned long *) 0x50040000)) //ADC interrupt and status register
47 #define ADC_IER (*((volatile unsigned long *) 0x50040004)) //ADC interrupt enable register
48 #define ADC_CR (*((volatile unsigned long *) 0x50040008)) //ADC control register
49 #define ADC SQR1 (*((volatile unsigned long *) 0x50040030)) //ADC regular sequence register
50 #define ADC_DR (*((volatile unsigned long *) 0x50040040)) //ADC data register
51 #define ADC_CCR
                          (*((volatile unsigned long *) 0x50040308)) //ADC common control register
     #define ADC CFGR (*((volatile unsigned long *) 0x5004000C)) //ADC configuration register
52
53
54
     //TIM2 start 0x4000 0000
   #define TIM2_CR1 (*((volatile unsigned long *) 0x40000000)) //TIM2 control register
55
56 #define TIM2 EGR (*((volatile unsigned long *) 0x40000014)) //TIM2 event generation register
    #define TIM2 CCMR1 (*((volatile unsigned long *) 0x40000018)) //TIM2 capture/compare mode register
57
58 #define TIM2_CCMR2 (*((volatile unsigned long *) 0x4000001C)) //TIM2 capture/compare mode register
59 #define TIM2 PSC (*((volatile unsigned long *) 0x40000028)) //TIM2 event generation register
60 #define TIM2 ARR (*((volatile unsigned long *) 0x4000002C)) //TIM2 auto-reload register
61 #define TIM2 CCR1 (*((volatile unsigned long *) 0x40000034)) //TIM2 capture/compare register
62 #define TIM2 CCR2 (*((volatile unsigned long *) 0x40000038)) //TIM2 capture/compare register
63 #define TIM2 CCR3 (*((volatile unsigned long *) 0x4000003C)) //TIM2 capture/compare register
64 #define TIM2_CCR4 (*((volatile unsigned long *) 0x40000040)) //TIM2 capture/compare register
65 #define TIM2_CCER (*((volatile unsigned long *) 0x40000020)) //TIM2 capture/compare enable register
66 #define TIM2_DIER (*((volatile unsigned long *) 0x4000000C)) //TIM2 interrupt enable register
67
     #define TIM2 SR (*((volatile unsigned long *) 0x40000010)) //TIM2 status register
68
69
     //I2C1 starts 0x4000 5400
                          (*((volatile unsigned long *) 0x40005400)) //I2C1 status register
(*((volatile unsigned long *) 0x40005404)) //I2C1 status register
    #define I2C1_CR1
70
71
     #define I2C1 CR2
     #define I2C1 TIMINGR (*((volatile unsigned long *) 0x40005410)) //I2C1 timing register
72
```

## C:\Users\kunmu\Documents\Kunal\UE courses\EE-454\Project\_2\stm32l432.h

```
#define I2C1 ISR
                          (*((volatile unsigned long *) 0x40005418)) //I2C1 interrupt and starts register
 74
     #define I2C1 ICR
                          (*((volatile unsigned long *) 0x4000541C)) //I2C1 interrupt control register
                          (*((volatile unsigned long *) 0x40005428)) //I2C1 tranfer data register
 75
    #define I2C1 TXDR
 76 #define I2C1 RXDR
                          (*((volatile unsigned long *) 0x40005424)) //I2C1 receive data register
 77 #define I2C1 OAR1
                          (*((volatile unsigned long *) 0x40005408)) //I2C1 own address 1 register
 78
                          (*((volatile unsigned long *) 0x4000540C)) //I2C1 own address 2 register
    #define I2C1 OAR2
 79
     //I2C3 starts 0x4000 5C00
 80
 81
     #define I2C3 CR1
                          (*((volatile unsigned long *) 0x40005C00)) //I2C3 status register
    #define I2C3_CR2
 82
                          (*((volatile unsigned long *) 0x40005C04)) //I2C3 status register
    #define I2C3 TIMINGR (*((volatile unsigned long *) 0x40005C10)) //I2C3 timing register
 8.3
                          (*((volatile unsigned long *) 0x40005C18)) //I2C3 interrupt and starts register
 84 #define I2C3 ISR
                          (*((volatile unsigned long *) 0x40005C1C)) //I2C3 interrupt control register
    #define I2C3 ICR
 85
 86 #define I2C3 TXDR
                          (*((volatile unsigned long *) 0x40005C28)) //I2C3 tranfer data register
 87 #define I2C3 RXDR
                         (*((volatile unsigned long *) 0x40005C24)) //I2C3 receive data register
 88 #define I2C3 OAR1 (*((volatile unsigned long *) 0x40005C08)) //I2C3 own address 1 register
 89 #define I2C3 OAR2
                        (*((volatile unsigned long *) 0x40005C0C)) //I2C3 own address 2 register
 90
 91 //NVIC 0xE000 E100 programmer maunal
 92 #define NVIC ISER0 (*((volatile unsigned long *) 0xE000E100)) //Interrupt set enbale register 31-0
 93 #define NVIC_ISER1
                        (*((volatile unsigned long *) 0xE000E104)) //Interrupt set enbale register 63-32
 94
     #define NVIC ISER2
                        (*((volatile unsigned long *) 0xE000E108)) //Interrupt set enbale register 80-64
 95
 96
     //SYSCFG 0x4001 0000
                               (*((volatile unsigned long *) 0x40010008)) //SYSCFG
 97
     #define SYSCFG EXTICR1
98
     //EXTI 0x4001 0400
99
    #define EXTI IMR1
                               (*((volatile unsigned long*) 0x40010400)) //EXTI IMR1
100
     #define EXTI RTSR1
                               (*((volatile unsigned long*) 0x40010408)) //EXTI_RTSR1
101
                               (*((volatile unsigned long*) 0x40010414)) //EXTI PR1
102
     #define EXTI PR1
103
104
105
106
107
```