```
//Kunal Mukherjee;
     //3/26/2019
 3
     //Project 2: HI2C
 4
 5
     #include "stm321432.h"
 6
    #include <stdint.h>
8
     void GPIO Init(void);
 9
     void ADC_Init(void);
     void DMA_Init(void);
10
11
12
     int ADC Results[2] = {0};
13
14
     #define ADC value max 4096
15
16
    int main()
17
18
       int value1 = 0, value2 = 0, i = 0;
19
       GPIO Init();
20
       ADC Init();
21
       DMA Init();
22
23
       while(1)
24
25
         ADC CR |= (1 << 2); //start adc regular conversion
26
         while ((ADC ISR & (1 << 3)) == 0);
27
28
         value1 = ADC Results[0] & 0xFFF; //only look at 12 bit
         value2 = ADC Results[1] & 0xFFF; //only look at 12 bit
29
30
31
           ADC ISR |= (1 << 3);
32
33
         TIM2 CCR2 = (int)((((float)(value1 + value2)))/((float)(2 * ADC value max))) * 8096); //scale the
     value
34
35
         for (i =0; i<10000; i++); //have a delay
36
       }
37
       return 0;
38
     }
39
40
     void GPIO Init(void)
41
       RCC AHB2ENR \mid = (1 << 1); //set the GPIOB clk
42
43
       RCC APB1ENR1 \mid= (1 << 0); //IO port B clock enable
44
       GPIOB MODER &= \sim (3 << (2 * 3)); //clear the GPIOB mode bits
45
46
       GPIOB MODER \mid = (2 << (2 * 3)); //set port b3 is alternate 10
47
       GPIOB AFRL |= (1 << (4 * 3));
                                         //alt func 1, port pin 3,
48
                                         //control bit are 4 bit wide
49
50
       TIM2_CR1 |= (1 << 7); //ARPE: Auto-reload preload enable</pre>
51
       TIM2_PSC = 0;
                              //PSC set to 0
52
       TIM2 ARR = 8192;
                             //4MHz/8192 = 488 Hz = 2.05 ms
53
54
       TIM2 CCMR1 \mid= 0x6800; //Channel 2;
55
                               //bit 11: OC2PE: Output compare 2 preload enable
56
                              //0110: PWM mode 1 - In upcounting,
57
                              //channel 1 is active as long as
58
                               //TIMx_CNT<TIMx_CCR1else inactive.
59
60
       TIM2 CCER |= (1 << 4); //CC2E: Capture/Compare 2 output enable.
61
62
       TIM2 CCR2 |= 0;
                            //CCR2 is the value to be loaded in the actual
63
                                //capture/compare 2 register (preload value).
64
65
       TIM2 EGR \mid= (1 << 0); //UG: update event
66
67
       TIM2_CR1 \mid = (1 << 0); //CEN: counter enabled
68
69
70
     void ADC Init(void)
71
```

C:\Users\kunmu\Documents\Kunal\UE courses\EE-454\Assignment_6\main.c

```
73
        RCC AHB2ENR |= (1 << 0); //set the GPIOA clk
        RCC AHB2ENR |= (1 << 13); //set ADC clk</pre>
 74
 75
 76
        //mode default to analog
 77
        GPIOA PUPDR &= \sim (1 << 1); //PA1 to no pull or down
        GPIOA_PUPDR &= \sim (1 << 2); //PA2 to no pull or down
 78
 79
 80
        ADC CR &= \sim (1 << 29); //deep power mode cleared
        ADC CR \mid= (1 << 28); //set voltage reg
 81
 82
 83
        for (i=0; i < 10000; i++); //wait for .5us
 84
        ADC CCR \mid = (1 << 22); //VREF ENAB
 8.5
        ADC CCR |= (1 << 16); //HCLK/1 (Synchronous clock mode) enb
 86
 87
 88
        ADC ISR |= (1 << 0); //ADC ready
        ADC CR \mid = (1 << 0); //ENB ADC
 89
 90
        while ((ADC ISR & (1 << 0)) == 0); //wait till ADC is ready
 91
        ADC SQR1 \mid= (1 << 0);//Channel length 2
 92
 93
        ADC SQR1 |= (6 << 6); // CH6
 94
        ADC_SQR1 \mid = (7 << 12); //CH7
 95
 96
        ADC CFGR \mid = (1 << 0); //DMAEN
 97
        ADC CFGR |= (1 << 1); //DMACFG: Direct memory access configuration
 98
        ADC CFGR |= (1 << 16); //DISCEN: Discontinuous mode for regular channels
 99
        ADC CR |= (1 << 2); //start adc regular conversion
100
101
102
103
      void DMA Init(void)
104
      { //enable DMA1 clocl
105
        RCC AHB1ENR |= RCC AHB1ENR DMA1EN;
106
107
        //DMA channel 1 configuration for ADC6
108
        DMA1 Channell CCR &= ~DMA CCR MEM2MEM; //diabale memory to memory mode
109
110
        //Channel priority level
111
        //00-low, 11-very high
112
        DMA1 Channel1 CCR &= ~DMA CCR PL;
        DMA1 Channell CCR |= DMA CCR PL 1; //high priority
113
114
115
        //peripheral size:01 = 16 bits
116
        DMA1 Channel1 CCR &= ~DMA CCR PSIZE;
        DMA1 Channell CCR |= DMA CCR PSIZE 0;
117
118
119
        //memory size:01 = 16 bits
120
        DMA1 Channel1 CCR &= ~DMA CCR MSIZE;
121
        DMA1 Channel1 CCR |= DMA CCR MSIZE 0;
122
123
        //peripheral increment mode disable
124
        DMA1_Channel1_CCR &= ~DMA_CCR_PINC;
125
126
        //memory increment mode able
127
        DMA1 Channel1 CCR |= DMA CCR MINC;
128
129
        //circular mode enable
130
        DMA1_Channel1_CCR |= DMA_CCR_CIRC;
131
132
        //Data transfer direction - read
133
        DMA1 Channel1 CCR &= ~DMA CCR DIR;
134
135
        //Number of data to trnasfer
136
        DMA1_Channel1_CNDTR = 3; //length of ADC sequence 2
137
                                   // I know it is supposed to be 2
138
                                   //but 2 was not working, ADC_DR was
                                   //not being copied to result[], but
139
140
                                   //making the sequence 3, it is working
141
142
        //Peripheral address regsiter
143
        DMA1 Channel1 CPAR = (uint32 t) & (ADC DR);
```

C:\Users\kunmu\Documents\Kunal\UE courses\EE-454\Assignment_6\main.c

```
145
        //memeory address register
146
        DMA1_Channel1_CMAR = (uint32_t) ADC_Results;
147
148
        //DMA Channel Selection
149
        //MAP DMA channel 1 to ADC1
150
        DMA1_CSELR &= ~DMA_CSELR_C1S; //0000 CH1 mapped to ADC1
151
152
        //enable DMA channel
153
        DMA1_Channel1_CCR |= DMA_CCR_EN;
154
```