ECE3073 Computer Systems

Practice Questions


Bus Interfacing

- i) What is the minimum number of address lines required to address the following items is a byte-wide memory map?
- \Box

- a) 1024 kbytes of RAM
- b) 3 by 16bit input devices
- c) 512 kbytes of ROM
- d) 1024 LEDs organised in groups of 8
- ii) A 74LS138 decoder is to provide the chip select signals for eight memory chips. Draw a diagram of the connections (using a minimum of additional logic functions) between a 16-bit address bus and the decoder chip to provide 8 chip selects with the following address ranges:

74LS138	output	Addres	range		
0		C100	_	C1FF	
1		C500	_	C5FF	
2		C900	_	C9FF	
3		CD00	_	CDFF	
4		D100	_	D1FF	
5		D500	_	D5FF	
6		D900	_	D9FF	
7		0.000	_	DDFF	

Add	Address			Enable			Outputs								
A ₀	À ₁	A ₂	E ₁	\mathbf{E}_2	Ез	0	1	2	3	4	5	6	7		
L H L H L H X X X	L H H L H H X X X X X	LLLHHHXXXXXX			H H H H H H L L L L H H H H	LHHHHHHHHHHHHHHH	ньннинниннин	нньнннннннн	HHHLHHHHHHHHHH	HHHHLHHHHHHHHHH	ннннньнннннн	нннннньннннн	H H H H H H H H H H H H H H		 A ₀ A ₁ A ₂ 741 E ₁ E ₂



Truthtable for 74LS138 decoder

Decoder chip logic symbol.

iii) When a microprocessor system outputs parallel digital data via a PIO (Parallel Input/Output) circuit this causes a sequence of signals to appear on the system data, address and control busses. Briefly describe these signals and explain how they result in a change in the digital output of the PIO.

RAR 18/03/2012

