ECE3073 Computer Systems

Laboratory Session 4

Interrupts and Interrupt Latency

Week 5 – Semester 1 2012

1. Objectives

In the previous laboratory exercise you looked at polling as a way for a computer to respond to outside events. An alternative to polling is the use of interrupts and they are the subject of this exercise. Functionally the program developed in this lab will be similar to lab 3 (8 red LEDs will count in binary fashion on the rising edge of the MSB of a 20-bit counter counting the 50MHz clock and push button KEY1 will toggle green LED LEDG1 (Note: this function for KEY1 is slightly different to the previous lab). However, the counter will be serviced by an interrupt routine not by polling. This lab will give you an idea of the programming structures and hardware required to support interrupts together with interrupt latency. In this exercise you will:

- Write a C/assembler program to support interrupt servicing of external events
- Use an oscilloscope to measure interrupt latency
- Work from the assembler code to calculate the theoretical interrupt latency
- Compare the theoretical and measured values of interrupt latency.

Equipment

- § DE2 FPGA Development Board
- § A USB memory device provided by you to store your design files
- § A 2 or 4 channel 1GS/s digital oscilloscope
- § Breakout pins to allow connection of CRO probes to DE2 board


2. Preliminary work

You must complete this preliminary work before attending the lab session.

Read through the whole of this document so that you understand all of the things you will be required to do.

For each of the following initializations indicate the register involved and the bit pattern that must be written to the register to perform the required initialization:

a) setup rising edge triggered interrupts for the counter PIO input
register:
initialization:
b) set interrupt mask bit for counter IRQ level n (where n will be the IRQ level of the counter PIO interrupt)
register:
initialization:
c) enable Nios II interrupts
register:
initialization:



Demonstrator initial satisfactory preliminary work

3. Design a new Nios system

For this laboratory exercise you will need a Nios system which is very similar but not identical to the one you designed for lab3. You can modify your previous design or start from the beginning

- a) Using the SOPC Builder create a microprocessor system with:
 - a Nios II/e processor,
 - 8192 bytes of ROM
 - 8192 bytes of RAM
 - one 8-bit PIO output port (to drive LEDR[7:0])
 - two 1-bit PIO output ports (one to flag the start of the counter service routine and one to drive green LED LEDG[1]).
 - two 1-bit PIO input ports (one to read KEY[1] and the other to read the most significant bit (MSB) of the 20-bit counter). Read the parallel input/output (PIO) core datasheet. Use this information to setup rising edge triggered interrupts on the PIO counter MSB input.


After you compile your Nios system take note of the base address of all of the Nios peripherals and the interrupt request (IRQ) level allocated with the counter PIO.

- b) In your top-level Verilog file include:
 - an instance of your Nios microcontroller system
 - the Nios reset input connected to KEY[0]
 - the Nios clock connected to the system 50-MHz clock
 - a 20-bit counter clocked from the 50-MHz system clock with the MSB fed into one of the Nios 1-bit PIO input ports and also connected to pin GPIO_1[2] of the DE2 board 40-pin connectors.
 - the other 1-bit PIO input connected to KEY[1]
 - the 1-bit PIO output connected to the green LED LEDG[1]
 - the 8-bit PIO output connected to red LEDs LEDR[7:0]
 - directly connect the KEY[0] to LEDG[0] so you have visual confirmation of the reset signal

This is essentially what you had for lab 3 so the Verilog code can be the same. However, you will need to recompile it because the Nios processor has been changed.

4. C normal and interrupt code

You are provided with skeleton code for a normal code main function and interrupt code. The following figure shows flowcharts for this code. Your C code should implement the flowchart elements in the dashed boxes.



Lab4_main.c

```
#include "nios2 ctrl reg macros.h"
/* function prototypes */
void main(void);
void interrupt_handler(void);
void the_exception (void);
/* global variables */
// define your global variables here
// extern indicates to the linker that the variable has been declared
// elsewhere. This declaration does not allocate any memory.
/* The assembly language code below handles CPU reset processing */
void the_reset (void) __attribute__ ((section (".reset")));
void the_reset (void)
* Reset code. By giving the code a section attribute with the name ".reset"*
* we allow the linker program to locate this code at the proper reset
* vector address. This code just calls the main program.
asm (".set
                                    // Magic, for the C compiler
                  noat");
asm (".set
                 nobreak");
                                   // Magic, for the C compiler
asm ("movia
                  r2, main");
                                    // Call the C language main program
                  r2");
asm ("jmp
}
/* The assembly language code below handles CPU exception processing. This
* code should not be modified; instead, the C language code in the function
* interrupt handler() can be modified as needed for a given application.
void the_exception (void) __attribute__ ((section (".exceptions")));
void the exception (void)
* Exceptions code. By giving the code a section attribute with the name *
* ".exceptions" we allow the linker program to locate this code at the
* proper exceptions vector address.
\ensuremath{^{\star}} This code calls the interrupt handler and later returns from the
* exception.
******************************
{
asm ( ".set
                  noat");
                                        // Magic, for the C compiler
                 nobreak");
sp, sp, 128");
asm ( ".set
                                        // Magic, for the C compiler
asm ( "subi
                                        // make space on the stack
asm ( "stw
                 et, 96(sp)");
                                        // save exception temporary
                 et, ctl4" ); // read control register ctl4 ipending
asm ( "rdctl
                 et, r0, SKIP_EA_DEC" ); // Interrupt is not external ea, ea, 4" ); // if external must decrement
asm ( "beq
asm ( "subi
                                        // ea by one instruction for
                                        // external interrupts, so that
                                        // the interrupted instruction
                                        // will be run
asm ( "SKIP EA DEC:" );
      "stw r1, 4(sp)");
"stw r2, 8(sp)");
asm (
                                        // Save all registers
      "stw
                 8(sp)");
asm (
asm ( "stw r3, 12(sp)" );
     "stw
           r4, 16(sp)");
asm (
                20(sp)");
24(sp)");
28(sp)");
           r5,
asm (
      "stw
            r6,
      "stw
asm (
      "stw
           r7,
asm (
     "stw
                 32(sp)");
           r8,
asm (
asm ( "stw
           r9,
                36(sp)");
```

```
"stw
asm (
             r10, 40(sp)");
             r11, 44(sp)");
r12, 48(sp)");
r13, 52(sp)");
       "stw
asm (
       "stw
asm (
       "stw
asm (
             r14, 56(sp)");
       "stw
asm (
       "stw
              r15, 60(sp)");
asm (
             r16, 64(sp)");
r17, 68(sp)");
asm (
       "stw
       "stw
asm (
             r18, 72(sp)");
       "stw
asm (
             r19, 76(sp)");
r20, 80(sp)");
r21, 84(sp)");
r22, 88(sp)");
       "stw
asm (
       "stw
asm (
       "stw
asm (
       "stw
asm (
             r23, 92(sp)");
       "stw
asm (
asm ( "stw
              r25, 100(sp)");
                                           // r25 = bt (skip r24 = et, because
                                                                           // it is
saved above)
asm ( "stw
              r26, 104(sp)");
                                            // r26 = gp
// skip r27 because it is sp, and there is no point in saving this
              r28, 112(sp)"); // r28 = fp
r29, 116(sp)"); // r29 = ea
       "stw
asm (
       "stw
asm (
             r30, 120(sp)");
       "stw
                                            // r30 = ba
asm (
asm ( "stw r31, 124(sp)" );
asm ( "addi fp, sp, 128" );
                                            // r31 = ra
asm ( "call interrupt handler" );
                                           // Call the C language interrupt
                                                                           // handler
       "ldw
              r1, 4(sp)");
r2, 8(sp)");
asm (
                                                    // Restore all registers
       "ldw
asm (
       "ldw
              r3, 12(sp)");
asm (
       "ldw
              r4, 16(sp)");
       "ldw
                    20(sp)");
24(sp)");
asm (
              r5,
       "ldw
              r6,
asm (
                    28(sp)");
       "ldw
              r7,
asm (
       "ldw
                    32(sp)");
asm (
              r8,
             r9, 36(sp)");
r10, 40(sp)");
r11, 44(sp)");
       "ldw
asm (
       "ldw
asm (
       "ldw
asm (
       "ldw
             r12, 48(sp)");
asm (
             r13, 52(sp)");
r14, 56(sp)");
r15, 60(sp)");
asm (
       "ldw
       "ldw
asm (
       "ldw
asm (
             r16, 64(sp)");
       "ldw
asm (
             r17, 68(sp)");
r18, 72(sp)");
r19, 76(sp)");
r20, 80(sp)");
       "ldw
asm (
       "ldw
asm (
       "ldw
asm (
       "ldw
asm (
       "ldw
             r21, 84(sp)");
asm (
             r22, 88(sp)");
r23, 92(sp)");
r24, 96(sp)");
asm (
       "ldw
       "ldw
asm (
       "ldw
asm (
             r25, 100(sp)");
       "ldw
asm ( "ldw asm ( "ldw
                                            // r25 = bt
              r26, 104(sp)");
                                            // r26 = gp
// skip r27 because it is sp, and we did not save this on the stack
       "ldw
             r28, 112(sp)");
r29, 116(sp)");
                                 // r28 = fp
asm (
       "ldw
asm (
                                            // r29 = ea
              r30, 120(sp)");
r31, 124(sp)");
                                            // r30 = ba
asm (
       "ldw
                                            // r31 = ra
asm ( "ldw
asm ( "addi sp, sp, 128" );
asm ( "eret" );
/***************************
 * Interrupt Service Routine
```

<pre>void inter {</pre>	**************************************
Your code	goes here to check for a PIO rising edge interrupt and servi
}	
	apile your code you will need the header file "nios2_ctrl_reg_macros.h" in the same foes. You will find the header file on Moodle.
5. Run you	r interrupt code on your Nios system
	a Monitor program to load your Nios processor design into the DE2 board follows down-loading your C-code.
Demonstrator	initial that your C-code compiles without errors.
Then:	
the Monitor c	nstruction timings you measured in lab 1 and the disassembly of your C code pro- alculate the interrupt latency that you expect for the counter service. For this exer- stency is the time between the external event happening and the start of the association.
Expected Late	ency
What is major	source of latency in this system?

Measured Latency

Demonstrator initial satisfactory latency measurement	
c) How well do the calculated and experimental latency values compare?	
What do you think could account for any discrepancy between calculated and exp	erimental values?
Demonstrator initial satisfactory result from parts c	

When you have complete the lab or when time is running out then start the assessment quiz for this laboratory exercise. The demonstrator will enter the password and record your mark (out of 5, one for each check box).

Ensure that your mark for this exercise is entered before you leave the lab.

Andy Russell 16/02/2012