

Jetson AGX Orin Series and Jetson AGX Xavier Series Interface Comparison and Migration

Application Note

Document History

DA-10655-001_v1.1

Version	Date	Description of Change		
1.0	March 18, 2022	Initial release		
1.1	March 29, 2022	Added note to "Introduction" section		
		Updated functions in Table 5		

Table of Contents

Introduction	1
Jetson AGX Orin vs. Jetson AGX Xavier	2
Module Interface Comparisons	4
Function and Interface Difference Details	7
Module Power	7
Input Voltage Rails	7
Mechanical Differences	8
Interface Migration	9
USB 3.x, PCIe, UFS and MGBE Mapping Options	9
USB 3.x	9
PCIe	9
UFS	
Multi-GigaBit Ethernet	9
HDMI and DisplayPort Mapping Options	11
Ethernet	11
CSI	11
SDIO and SD Card	11
Audio	12
12C	13
SPI	14
UART	15
PWM	
Debug	17
Connector Pin Difference Details	18

List of Figures

Figure 1.	Jetson AGX Xavier Block Diagram	2
•	Jetson AGX Orin Block Diagram	
	letson ΔGX Orin and letson ΔGX Xavier	2

List of Tables

Table T.	Jetson AGX Urin and Jetson AGX Xavier Feature Comparison	4
Table 2.	Module Power Requirement	7
Table 3.	Input Voltage Rails Power Supplies	7
Table 4.	Mechanical Differences	8
Table 5.	USB 3.x, PCle, UFS, and MGBE Mapping Options	10
Table 6.	HDMI and DisplayPort Mapping Options	11
Table 7.	Jetson AGX Orin and Jetson AGX Xavier Audio Interfaces	12
Table 8.	Additional Jetson AGX Orin Audio Interfaces	13
Table 9.	Jetson AGX Orin and Jetson AGX Xavier I2C Interfaces	13
Table 10.	Jetson AGX Orin and Jetson AGX Xavier SPI Interfaces	14
Table 11.	Additional Jetson AGX Orin SPI Interfaces	15
Table 12.	Jetson AGX Orin and Jetson AGX Xavier UART Interfaces	15
Table 13.	Additional Jetson AGX Orin UART Interfaces	16
Table 14.	Jetson AGX Orin and Jetson AGX Xavier UART Interfaces	17
Table 15.	Connector Pin Function Differences	18

Introduction

This application note compares the features and interfaces supported on the NVIDIA® Jetson™ AGX Orin and NVIDIA® Jetson AGX Xavier™ Series modules. This application note also describes the migration path for designers familiar with Jetson AGX Xavier to design a carrier board for Jetson AGX Orin that will support the features available on Jetson AGX Orin.



Notes:

- References to Jetson AGX Orin applies to Jetson AGX Orin 32GB and Jetson AGX Orin 64GB except where explicitly noted.
- References to Jetson AGX Xavier applies to Jetson AGX Xavier and Jetson AGX Xavier 64GB except where explicitly noted.

Jetson AGX Orin vs. Jetson AGX Xavier

Jetson AGX Orin and Jetson AGX Xavier are largely pin compatible. This section describes the differences between the modules.

The following figures show the Jetson AGX Orin and Jetson AGX Xavier block diagrams. The interfaces or blocks that are supported only by one of the modules are highlighted in red. The interface types that are supported on all three modules but where the number of lanes and instances, voltage level, or access is different, are highlighted in magenta.

Jetson AGX Xavier Power Subsystem USB 2.0 (4x) SYS VIN HV SYS VIN MV USB 3.1 (3x) Regulators ► VCC RTC Rail Discharge UFS CLK/RST ► 12C (8x) 'Cle (16 Lanes) ► 12S (4x) PCIe Control QSPI DSPK (1x) .PDDR4 eM MC PCIe Refclk Out (Mult.) NOR **► DMIC (2x)** (JAXi PCle Refck In (1x) Audio Clock Thermal Sensor only) HDMI DP (3x) ➤ SPI (3x) DP AUX (3x) **► UART (5x)** HPD (3x), CEC (1x) ➤ CAN (2x) CSI (16 lanes) CAM MCLK (2x) ► GPIOs¹ GP Clocks (2x) **PWM (Multiple)** SLVS (8 lanes) (Not on JAXi) FAN **Xavier SoC RGMII DEBUG** SMA MDx **JTAG** SD CARD ◀ **UART** SYSTEM CONTROL SAFETY (JAXi only): Power/Reset Handshake Voltage Monit or Control **Temperature Sensor** TEMP_ALERT_OUT Force Recovery **WDT Reset**

Figure 1. Jetson AGX Xavier Block Diagram

Note: SLVS and PCIe share UPHY lanes.




Figure 2. Jetson AGX Orin Block Diagram

Note: One USB 3.2 port, UFS, and MGBE share UPHY lanes with PCIe.

Module Interface Comparisons

Table 1 lists the key system specifications, devices, and interfaces that are supported on either the Jetson AGX Orin series modules or the Jetson AGX Xavier series modules.



Note: The commercial modules are the only modules covered in this application note.

Table 1. Jetson AGX Orin and Jetson AGX Xavier Feature Comparison

Feature		Jetson AGX Xavier	Jetson AGX Orin	Jetson AGX Orin				
	Jetson AGX Xavier	64GB	32GB	64GB				
System Specifications and Device on the Module								
Al Performance	32 INT8 D	ense TOPs	200 INT8 Sparse TOPs	275 INT8 Sparse TOPs				
GPU	cores and 64	re with 512 NVIDIA CUDA Tensor cores. INT8 TOPs).	NVIDIA Ampere Architecture with 2048 NVIDIA® CUDA® cores and 64 Tensor Cores. (108 Sparse INT8 TOPs)	NVIDIA Ampere Architecture with 2048 NVIDIA® CUDA® cores and 64 Tensor Cores. [170 Sparse INT8 TOPs].				
CPU		m®v8.2 64-bit CPU, 8MB MB L3	8 core Cortex A78 ARM 64-bit CPU, 2 clusters (4x 256KB L2 + 2MB L3) + 4MB L4	12 core Cortex A78 ARM 64-bit CPU, 3 clusters (4x 256KB L2 + 2MB L3) + 4MB L4				
DL Accelerator	2x NVDLA Engine	es (5.7 TOPs each)	2x NVDLA 2.0 Engines (48 TOPs each)	2x NVDLA 2.0 Engines (50 TOPs each)				
Vision Accelerator	2x P'	VA v1	1x PVA v2	1 x PVA v2				
Memory	16/32 GB, 137 GB/s	64 GB, 137 GB/s	32 GB, 204 GB/s	64 GB, 204 GB/s				
Storage	32 GB	eMMC	64 GB eMMC					
Networking RGMII MGBE		000 Mbit pported		1000 Mbit Gbe XFI				

Feature	Jetson AGX Xa	vier	Jetson AGX 64GB	Xavier		AGX Orin GB		AGX Orin GB
Video Decode	H.265 2x 8Kp30 6x 4K60 12x 4K30 26x 1080p60 52x 1080p30	H.26 4x4K 8x4K 16x108 32x108	60 4x 30 8x 0p60 18x1	/ P9 4K60 4K30 080p60 080p30	H.265 1x8K30 2x4K60 4x4K30 9x1080p60 18x1080p30 H.264 1x4K60 2x4K30 5x1080p60 11x1080p30	AV1 1x8K30 2x4K60 4x4K30 8x1080p60 20x1080p30 VP9 15x1080p30	H.265 1x8K30 3x4K60 7x4K30 11x1080p60 22x1080p30 H.264 1x4K60 3x4K30 6x1080p60 13x1080p30	AV1 1x8K30 3x4K60 6x4K30 12x1080p60 24x1080p30 VP9 18x1080p30
Video Encode	4x4K60 8x4K30 16x1080p60	H.264 4x4K60 8x4K30 14x1080p6 30x1080p3			H.265 AV1 1x4K60 1x4K60 3x4K30 3x4K30 6x1080p60 6x1080p60 12x1080p30 12x1080p30 H.264 1x4K60 2x4K30 5x1080p60 11x1080p30		H.265 2x4K60 4x4K30 8x1080p60 16x1080p30 H.264 1x4K60 3x4K30 7x1080p60 14x1080p30	AV1 2x4K60 4x4K30 7x1080p60 15x1080p30
Video Input CSI SLVS	16 lanes MIPI CSI-2 D-PHY 1.2 (40 Gbps) C-PHY 1.1 (62 Gbps) 8-lane				16 lanes MIPI CSI-2 D-PHY 2.1 (40 Gbps) C-PHY 2.0 (164 Gbps) Not Supported			
Interfaces								
USB 2.0				4	X			
USB 3.x (Note 1)	3x (3.1) Gen:	? (10 Gbps)			3x (3.2) Ger	n2 (10 Gbps)	
PCIe (Note 1)	Root Port. Only x8 support.	2 x1 + 1 x2 + 1 x4 + 1 x8. PCIe Gen 4. All support Root Port. Only x8 has Root Port and Endpoint support. 1 x8 shared with SLVS			Up to 2 x8 + 1 x4 + 2 x1. PCIe Gen 4.All support Root Port. Only 2 x8 has Root Port and Endpoint support. 4 lanes of 1 x8 shared with MGBE.			nt support.
Display	Three multi-mod	e (2x 4K	0) (e)DP 1.4/HD	MI™ 2.0a	One multi-mode (8K60, 2x4K60), (e)DP 1.4 (HBR3, MST, DSCT), HDMI™ 2.1			P 1.4 (HBR3,
Camera	Up to 4x4 or 6x2 MIPI CSI interfaces 1 SLVS camera (Up to 8-lanes)			S	Up to 4x4 or 6x2 MIPI CSI interfaces SLVS Not Supported			
Audio I2S DMIC DSPK			4× 2× 1×			4x (compatible 2x (compatible 1x (compatible	e) + 2x additio	nal
SDIO/SD Card				1x SD Ca	urd/SDIO			
GbE				Supp	orted			

Feature	Jetson AGX Xavier	Jetson AGX Xavier 64GB	Jetson AGX Orin Jetson AGX Or 32GB 64GB			
MGBE (Multi-Gigabit Ethernet)	Not Su	pported	4x 10Gbe XFI (shared with 4 UPHY lanes)			
I2C		3	3x			
UART	E	X	4x (compatible) + 2	x additional (note 2)		
SPI	3	3x	3x (compatible) + 1x additional		
CAN			2x			
JTAG		Supp	oorted			
Fan		PWM and	Tach Input			
Miscellaneous						
RTC Back-up	The state of the s	. Supports rechargeable e cells and super-caps.		T (input only) nargeable cells only		
WiFi		Requires ext	ernal solution			
Mechanical		100 mm x 87 n	nm x 15.23 mm			
Power	10W 15	5W 30W	15W 30W 40W			
Input Voltage	HV rail: 9V to 20V MV rail: 5V		HV rail: 7V to 20V MV rail: 5V			

Note:

- 1. "compatible" means the same functionality exists on both Jetson AGX Orin and Jetson AGX Xavier on the same module
- 2. Two of the additional UART functions share pins with other UARTs but are SBSA compliant.

Function and Interface Difference Details

Module Power

The following table lists the module power requirement for both the NVIDIA Jetson AGX Xavier series SOM and the Jetson AGX Orin Module.

Table 2. Module Power Requirement

Features	Jetson AGX Xavier and Xavier 64GB	Jetson AGX Orin 64GB	Jetson AGX Orin 32GB
	10 W	15 W	15 W
	15 W	30 W	30 W
Thermal design power	30 W	50 W	40 W
		MAXN (Up to 60 W)	

Input Voltage Rails

Both Jetson AGX Xavier and Jetson AGX Orin have two main input supplies plus an RTC battery back-up supply.

Table 3. Input Voltage Rails Power Supplies

Power Rail	Jetson AGX Xavier and Xavier 64GB	Jetson AGX Orin 64GB	Jetson AGX Orin 32GB		
SYS_VIN_HV	9V to 20V	7V to 20V			
SYS_VIN_MV	5V nominal	5V nominal			
Jetson AGX Xavier: VCC_RTC (Pin L53) Jetson AGX Orin: PMIC_BBATT (Pin D37)	2.5V to 3.3V nominal. Input for RTC back-up when system is off. Output to charge a super capacitor or rechargeable cell when system is on.		Supports input for RTC soff. Supports only non-able cells.		


Mechanical Differences

Jetson AGX Orin and Jetson AGX Xavier have the same X/Y/Z dimensions as can be seen in Table 4.

Mechanical Differences Table 4.

Feature	Jetson AGX Xavier and Xavier 64GB	Jetson AGX Orin 64GB	Jetson AGX Orin 32GB			
Size	100 mm x 87 mm x 15.23 mm					
Built-in thermal solution	Thermal transfer plate (TTP)					
Thermal solution mounting	4x 2 mm diameter corner mounting holes					

Figure 3. Jetson AGX Orin and Jetson AGX Xavier



Interface Migration

This section shows the functional pin mapping options for the NVDIA Jetson AGX Xavier and the Jetson AGX Orin and how they align or differ.

USB 3.x, PCle, UFS and MGBE Mapping Options

This section details the USB, PCIe, UFS, and MGBE mapping options for Jetson AGX Orin and Jetson AGX Xavier.

USB 3.x

Jetson AGX Xavier supports three USB 3.1 ports. Jetson AGX Orin supports up to three USB 3.2 ports. One of the ports is shared with a PCle x1 interface. See the USB 3.x, PCle, UFS, and MGBE mapping options table for where the USB 3.x ports map for each module.

PCle

Jetson AGX Orin supports up to five PCIe interfaces (All Gen4 capable).

Jetson AGX Xavier supports five PCIe interfaces (All Gen4 capable). See Table 5 for details.

UFS

Jetson AGX Orin supports a two lane UFS interface [1:0] on UPHY[11:10]. Jetson AGX Xavier supports a single lane UFS interface on UPHY10. This maps to the UFS Lane 1 on the NVIDIA® Xavier[™] system-on-chip (SoC).

Multi-GigaBit Ethernet

Jetson AGX Orin supports up to four Multi-GigaBit Ethernet (MGBE) interfaces on UPHY[9:6]. Jetson AGX Xavier does not support this interface.

USB 3.x, PCIe, UFS, and MGBE Mapping Options Table 5.

Jetson AGX Xavier		Orin UPHY	Jetson AGX	Jetso	n AGX Orin Fun	ctions
Connector Pin Names	Jetson AGX Orin Pin Names	Block and Lane	Xavier Functions	Config #1	Config #2	Config #3
UPHY_RX0/TX0	UPHY_RX0/TX0	UPHY0, L0	PCIe x1 (C1), RP	USB 3.2 (P0)	PCle x1 (C0), RP	
UPHY_RX1/TX1	UPHY_RX1/TX1	UPHY0, L1	USB 3.1 (P2)	USB 3.2 (P1)	USB 3.2 (P1)	USB 3.2 (P1)
NVHS1_RX0/TX0	UPHY_RX20/TX20	UPHY0, L2		USB 3.2 (P2)	USB 3.2 (P2)	USB 3.2 (P2)
NVHS1_RX1/TX1	UPHY_RX21/TX21	UPHY0, L3		PCle x1 (C1), RP	PCle x1 (C1), RP	
NVHS1_RX2/TX2	UPHY_RX22/TX22	UPHY0, L4		PCIe x4	PCIe x4	
NVHS1_RX3/TX3	UPHY_RX23/TX23	UPHY0, L5		(C4), RP	(C4), RP	
UPHY_RX10/TX10	UPHY_RX10/TX10	UPHY0, L6	UFS x1			UFS x2
UPHY_RX11/TX11	UPHY_RX11/TX11	UPHY0, L7	USB 3.1 (P3)			
NVHS0_SLVS_RX0 /TX0	UPHY_RX12/TX12	UPHY1, L0	PCIe x8 (C5), RP/EP	PCle x8 (C5), RP/EP	PCle x8 (C5), RP/EP	PCIe x8 (C5), RP/EP
NVHS0_SLVS_RX1 /TX1	UPHY_RX13/TX13	UPHY1, L1				
NVHS0_SLVS_RX2 /TX2	UPHY_RX14/TX14	UPHY1, L2				
NVHS0_SLVS_RX3 /TX3	UPHY_RX15/TX15	UPHY1, L3				
NVHS0_SLVS_RX4 /TX4	UPHY_RX16/TX16	UPHY1, L4				
NVHS0_SLVS_RX5 /TX5	UPHY_RX17/TX17	UPHY1, L5				
NVHS0_SLVS_RX6 /TX6	UPHY_RX18/TX18	UPHY1, L6				
NVHS0_SLVS_RX7 /TX7	UPHY_RX19/TX19	UPHY1, L7				
UPHY_RX2/TX2	UPHY_RX2/TX2	UPHY2, L0	PCIe x4 (C0), RP		PCle x8 (C7), RP/EP	PCIe x1 (C7), RP/EP
UPHY_RX3/TX3	UPHY_RX3/TX3	UPHY2, L1				
UPHY_RX4/TX4	UPHY_RX4/TX4	UPHY2, L2				
UPHY_RX5/TX5	UPHY_RX5/TX5	UPHY2, L3				
UPHY_RX6/TX6	UPHY_RX6/TX6	UPHY2, L4	USB 3.1 (P0)	MGBE (C0)		MGBE (C0)
UPHY_RX7/TX7	UPHY_RX7/TX7	UPHY2, L5	PCIe x1 (C3), RP			MGBE (C1)
UPHY_RX8/TX8	UPHY_RX8/TX8	UPHY2, L6	PCIe x2 (C4),			MGBE (C2)
UPHY_RX9/TX9	UPHY_RX9/TX9	UPHY2, L7	RP			MGBE (C3)

HDMI and DisplayPort Mapping Options

Jetson AGX Orin supports a single HDMI™, VESA® DisplayPort® (DP), and embedded DisplayPort (eDP) interface and supports multi-head support through MST. Jetson AGX Xavier supports three HDMI, eDP, and DP interfaces but does not support multi-head operation through MST. On Jetson AGX Orin, SFI, UPHY, and RSVD pins replace the missing interfaces on Jetson AGX Xavier.

Table 6. HDMI and DisplayPort Mapping Options

Connector Signal Group	Jetson AGX Xavier Functions	Jetson AGX Orin Functions
HDMI_DP0_TX	HDMI_DP0	RSVD
HDMI_DP0_RX		
HDMI_DP1_TX	HDMI_DP1	Misc. (PCIe Clock, etc.)
HDMI_DP1_RX		
HDMI_DP2_TX	HDMI_DP2	HDMI_DP2
HDMI_DP2_RX		

Ethernet

Both Jetson AGX Orin and Jetson AGX Xavier support an RGMII Gigabit Ethernet interface at the module pins. Jetson AGX Orin also supports up to four MGBE interfaces. These share UPHY lanes with PCIe in one of the configurations supported. Jetson AGX Orin has four sets of XFI MDIO pins to go with the MGBE interfaces.

CSI

Jetson AGX Orin and Jetson AGX Xavier both support 16 MIPI CSI lanes and can support the following configurations to cameras or serializers:

- ▶ 4 x4
- \triangleright 3 x4 + 2 x2
- \triangleright 2 x4 + 4 x2
- \rightarrow 1 x4 + 5 x2
- ► 6 x2

SDIO and SD Card

Jetson AGX Orin and Jetson AGX Xavier both bring a single SDMMC interfaces to the module pins (SDCARD pins supporting SD Card or SDIO).

Audio

Jetson AGX Orin and Jetson AGX Xavier both support up to four I2S interfaces. In addition, both support a master audio clock and both Digital Microphone (DMIC) and Digital Speaker (DSPK) interfaces.

Table 7. Jetson AGX Orin and Jetson AGX Xavier Audio Interfaces

Pin #	Function	Jetson AGX Orin Signal Name	Orin SoC Signal Name	Jetson AGX Xavier Signal Name	Xavier SoC Signal
L14	I2S1	I2S1_CLK	GP169	I2S1_CLK	DAP1_SCLK
D8		I2S1_FS	GP172	I2S1_FS	DAP1_FS
C7		I2S1_SDOUT	GP170	I2S1_SD0UT	DAP1_DOUT
Н8		I2S1_SDIN	GP171	I2S1_SDIN	DAP1_DIN
G4	I2S2	I2S2_CLK	GP122	I2S2_CLK	DAP2_SCLK
E4		I2S2_FS	GP125	I2S2_FS	DAP2_FS
F5		I2S2_DOUT	GP123	I2S2_DOUT	DAP2_DOUT
F6		I2S2_DIN	GP124	I2S2_DIN	DAP2_DIN
C59	12S4	I2S3_SCLK	GP206_DAP4_CLK	I2S4_SCLK	DAP4_SCLK
C60		I2S3_FS	GP209_DAP4_FS	I2S4_FS	DAP4_FS
K59		I2S3_DOUT	GP207_DAP4_DOUT	I2S4_DOUT	DAP4_DOUT
J59		I2S3_DIN	GP208_DAP4_DIN	I2S4_DIN	DAP4_DIN
B58	12S6	GPI021	GP202_DAP6_CLK	GPI021	DAP6_SCLK
A58		GPI020	GP205_DAP6_FS	GPI020	DAP6_FS
A59		GP1005	GP203_DAP6_DOUT	GP1005	DAP6_DOUT
B59		GP1004	GP204_DAP6_DIN	GPI004	DAP6_DIN
Н9	Audio clock	MCLK01	GP167	MCLK01	AUD_MCLK
L15	DMIC2	GPI014 (DMIC2_CLK)	GP164_SPI5_CS0	GPI014 (DMIC2_CLK)	DAP3_FS
G7		GPI013 (DMIC2_DAT)	GP163_SPI5_MOSI	GPI013 (DMIC2_DAT)	DAP3_DIN
C61	DMIC3/	GPI009 (DMIC3_CLK)	GP26	GPI009 (DMIC3_CLK)	CAN1_EN
B62	DMIC5	GPI008 (DMIC3_DAT)	GP25	GPI008 (DMIC3_DAT)	CAN1_STB
F9	DSPK0	GPI016 (DSPK0_CLK)	GP162_SPI5_MISO	GPI016 (DSPK0_CLK)	DAP5_DOUT
F10		GPI015 (DSPK0_DAT)	GP161_SPI5_CLK	GPI015 (DSPK0_DAT)	DAP5_SCLK

Table 8. Additional Jetson AGX Orin Audio Interfaces

Pin #	Function	Jetson AGX Orin Signal Name	Orin SoC Signal Name
F10	I2S3_SCLK	GPI015	GP161_SPI5_CLK
L15	I2S3_LRCK	GPI014	GP164_SPI5_CS0
F9	I2S3_SDATA_OUT	GPI016	GP162_SPI5_MISO
G7	I2S3_SDATA_IN	GPI013	GP163_SPI5_MOSI
J55	I2S5_SCLK	GPI032	GP58
A55	I2S5_LRCK	GPI034	GP69
L52	I2S5_SDATA_OUT	MOD_SHUTDOWN	GP67
K57	I2S5_SDATA_IN	PWM01	GP68
L52	DMIC1_CLK	MOD_SHUTDOWN	GP67
J55	DMIC1_DAT	GPI032	GP58
A55	DMIC4_CLK	GPI034	GP69
K57	DMIC4_DAT	PWM01	GP68
A55	DSPK1_CLK	GPI034	GP69
K57	DSPK1_DAT	PWM01	GP68

Note:

12C

Jetson AGX Orin and Jetson AGX Xavier both support up to eight I2C interfaces. This includes the DP_AUX pins. One of which is shared with the single DP and HDMI interface on Jetson AGX Orin or the three shared with the three DP and HDMI interfaces on Jetson AGX Xavier.

Jetson AGX Orin and Jetson AGX Xavier I2C Interfaces Table 9.

Pin#	Function	Jetson AGX Orin Signal Name	Orin SoC Signal Name	Jetson AGX Xavier Signal Name	Xavier SoC Signal
K5	I2C1	I2C1_CLK	GP126_I2C1_CLK	I2C1_CLK	GEN1_I2C_SCL
L8		I2C1_DAT	GP127_I2C1_DAT	I2C1_DAT	GEN1_I2C_SDA
J61	12C2	I2C2_CLK	GP13_I2C2_CLK	I2C2_CLK	GEN2_I2C_SCL
K61		I2C2_DAT	GP14_I2C2_DAT	I2C2_DAT	GEN2_I2C_SDA
F53	12C3	I2C3_CLK	GP54_I2C3_CLK	12C3_CLK	CAM_I2C_SCL
E53		I2C3_DAT	GP55_I2C3_DAT	I2C3_DAT	CAM_I2C_SDA
J52	12C4	DP1_AUX_CH_P	GP75_I2C4_CLK	DP1_AUX_CH_P	DP_AUX_CH1_P
J53		DP1_AUX_CH_N	GP76_I2C4_DAT	DP1_AUX_CH_N	DP_AUX_CH1_N
A53	I2C5	I2C5_CLK	GP81_I2C9_CLK	I2C5_CLK	DP_AUX_CH3_P

^{1.} The functions in this table are shared with other functions. Only one function can be used in a design. Ensure no conflicts exist when choosing the functions for a design.

Pin#	Function	Jetson AGX Orin Signal Name	Orin SoC Signal Name	Jetson AGX Xavier Signal Name	Xavier SoC Signal
C53		I2C5_DAT	GP82_I2C9_DAT	I2C5_DAT	DP_AUX_CH3_N
G53	12C6	DP2_AUX_CH_P	SF_DPAUX01_P	DP2_AUX_CH_P	DP_AUX_CH2_P
G54		DP2_AUX_CH_N	SF_DPAUX01_N	DP2_AUX_CH_N	DP_AUX_CH2_N
F52	12C7	DP0_AUX_CH_P	GP78_I2C7_CLK	DP0_AUX_CH_P	DP_AUX_CH0_P
F51		DP0_AUX_CH_N	GP79_I2C7_DAT	DP0_AUX_CH_N	DP_AUX_CH0_N
D61	12C8	I2C4_CLK	GP15_I2C8_CLK	I2C4_CLK	GEN8_I2C_SCL
E60		I2C4_DAT	GP16_I2C8_DAT	I2C4_DAT	GEN8_I2C_SDA

SPI

Jetson AGX Orin has four SPI interfaces while Jetson AGX Xavier has three.

Table 10. Jetson AGX Orin and Jetson AGX Xavier SPI Interfaces

Pin#	Function	Jetson AGX Orin Signal Name	Orin SoC Signal Name	Jetson AGX Xavier Signal Name	Xavier SoC Signal
J57	SPI1	SPI1_CLK	GP47_SPI1_CLK	SPI1_CLK	SPI1_SCK
D55		SPI1_MOSI	GP49_SPI1_MOSI	SPI1_MOSI	SPI1_MOSI
A56		SPI1_MIS0	GP48_SPI1_MIS0	SPI1_MIS0	SPI1_MIS0
E55		SPI1_CS0_N	GP50_SPI1_CS0_N	SPI1_CS0_N	SPI1_CS0
B56		SPI1_CS1_N	GP51_SPI1_CS1_N	SPI1_CS1_N	SPI1_CS1
E61	SPI2	SPI2_CLK	GP06_SPI2_CLK	SPI2_CLK	SPI2_SCK
F60		SPI2_MOSI	GP08_SPI2_M0SI	SPI2_MOSI	SPI2_MOSI
D62		SPI2_MIS0	GP07_SPI2_MIS0	SPI2_MISO	SPI2_MIS0
D60		SPI2_CS0_N	GP09_SPI2_CS_N	SPI2_CS0_N	SPI2_CS0
F55	SPI3	SPI3_CLK	GP36_SPI3_CLK	SPI3_CLK	SPI3_SCK
G56		SPI3_MOSI	GP38_SPI3_M0SI	SPI3_MOSI	SPI3_MOSI
D56		SPI3_MISO	GP37_SPI3_MISO	SPI3_MISO	SPI3_MISO
C57		SPI3_CS0_N	GP39_SPI3_CS0_N	SPI3_CS0_N	SPI3_CS0
E56		SPI3_CS1_N	GP40_SPI3_CS1_N	SPI3_CS1_N	SPI3_CS1

Table 11. Additional Jetson AGX Orin SPI Interfaces

Pin#	Function	Jetson AGX Orin Signal Name	Orin SoC Signal Name
L56	SPI4_SCK	THERM_ALERT_M	GP108
J4	SPI4_OUT	GPI001	GP110
L11	SPI4_DIN	SLEEP_REQ_N	GP109
L5	SPI4_CS0	UART4_TX	GP118_UART4_TXD_B00T1_STRAP
F10	SPI5_SCK	GPI015	GP161_SPI5_CLK
G7	SPI5_OUT	GPI013	GP163_SPI5_MOSI
F9	SPI5_DIN	GPI016	GP162_SPI5_MIS0
L15	SPI5_CS0	GPI014	GP164_SPI5_CS0

Note: The functions in this table are shared with other functions. Only one function can be used in a design. Ensure no conflicts exist when choosing the functions for a design.

UART

Jetson AGX Orin and Jetson AGX Xavier both support up to five UART interfaces.

Table 12. Jetson AGX Orin and Jetson AGX Xavier UART Interfaces

Pin #	Function	Jetson AGX Orin Signal Name	Orin SoC Signal Name	Jetson AGX Xavier Signal Name	Xavier SoC Signal
K53	UA3 (UART1)	UART1_TX	GP70_UART1_TXD_	UART1_TX	UART1_TX
			B00T2_STRAP		
K54		UART1_RX	GP71_UART1_RXD	UART1_RX	UART1_RX
L51		UART1_RTS	GP72_UART1_RTS_N	UART1_RTS	UART1_RTS
H54		UART1_CTS	GP73_UART1_CTS_N	UART1_CTS	UART1_CTS
J58	UB3 (UART2)	UART5_TX	GP32_UART2_TXD	UART5_TX	UART5_TX
H58		UART5_RX	GP33_UART2_RXD	UART5_RX	UART5_RX
K58		UART5_RTS	GP34_UART2_RTS_N	UART5_RTS	UART5_RTS
H57		UART5_CTS	GP35_UART2_CTS_N	UART5_CTS	UART5_CTS
H62	UC3 (UART3)	UART3_TX_DEBUG	GP11_UART3_TXD	UART3_TX_DEBUG	UART3_TX
K60		UART3_RX_DEBU G	GP12_UART3_RXD	UART3_RX_DEBUG	UART3_RX
C58	UE3 (UART5)	UART2_TX	GP41_UART5_TXD_ DDRCODE1	UART2_TX	UART2_TX
C56		UART2_RX	GP42_UART5_RXD	UART2_RX	UART2_RX
G58		UART2_RTS	GP43_UART5_RTS_ N_DDRCODE0	UART2_RTS	UART2_RTS
A57		UART2_CTS	GP44_UART5_CTS_N	UART2_CTS	UART2_CTS

Pin#	Function	Jetson AGX Orin Signal Name	Orin SoC Signal Name	Jetson AGX Xavier Signal Name	Xavier SoC Signal
E61	UART7 (Jetson	SPI2_CLK	GP06_SPI2_CLK	SPI2_CLK (UART7_TX)	SPI2_SCK
D62	AGX Xavier only – See Note 2)	SPI2_MISO	GP07_SPI2_MIS0	SPI2_MISO (UART7_RX)	SPI2_MISO
F60		SPI2_MOSI	GP08_SPI2_MOSI	SPI2_MOSI (UART7_RTS)	SPI2_MOSI
D60		SPI2_CS0_N	GP09_SPI2_CS_N	SPI2_CS0_N (UART7_CTS)	SPI2_CS0

Notes:

- 1. The Jetson AGX Xavier UART4_RX pin cannot be used (must be reserved and pulled to GND through 10 kohm resistor). This eliminates UART4 on Jetson AGX Xavier.
- 2. Jetson AGX Orin does not have UART functionality available on these pins.

Table 13. Additional Jetson AGX Orin UART Interfaces

Pin#	Function	Jetson AGX Orin Signal Name	Orin SoC Signal Name
L5	UART4 (Jetson AGX Orin	UART4_TX	GP118_UART4_TXD_B00T1_STRAP
L48	only – See Note 1)	UART4_RX	GP119_UART4_RXD
L4		UART4_RTS	GP120_UART4_RTS_N_B00T0_STRAP
L49		UART4_CTS	GP121_UART4_CTS_N
G53	UF3_TXD (UART6_TX)	DP2_AUX_CH_P	SF_DPAUX01_P
G54	UF3_RXD (UART6_RX)	DP2_AUX_CH_N	SF_DPAUX01_N
F13	UH3_TXD (UART8_TX)	USB0_N	HS_USB0_P0_N (see note 3)
F12	UH3_RXD (UART8_RX)	USB0_P	HS_USB0_P0_P
C10	UH3_TXD (UART8_TX)	USB1_N	HS_USB1_P0_N (see note 3)
C11	UH3_RXD (UART8_RX)	USB1_P	HS_USB1_P0_P
SBSA C	compliant UARTs (see Note	4)	
C58	UI3_TXD (UART9_TX)	UART2_TX	GP41_UART5_TXD_DDRCODE1
C56	UI3_RXD (UART9_RX)	UART2_RX	GP42_UART5_RXD
H62	UJ3_TXD (UART10_TX)	UART3_TX_DEBUG	GP11_UART3_TXD
K60	UJ3_RXD (UART10_RX)	UART3_RX_DEBUG	GP12_UART3_RXD

Note:

- 1. The Jetson AGX Xavier UART4_RX pin cannot be used (must be reserved and pulled to GND through 10kohm resistor). This eliminates UART4 on Jetson AGX Xavier.
- 2. Some functions are shared with other functions. Only one function can be used in a design. Ensure no conflicts exist when choosing the functions for a design.
- 3. The UART8 function can be brought out on either USB0 or USB1.
- 4. The UART[10:9] functions support SBSA compliance. These are pin multiplexed with UART3 and UART5 functions.

PWM

Jetson AGX Orin and Jetson AGX Xavier both support up to four PWM pins.

Jetson AGX Orin and Jetson AGX Xavier UART Interfaces Table 14.

Pin #	Function	Jetson AGX Orin Signal Name	Orin SoC Signal Name	Jetson AGX Xavier Signal Name	Xavier SoC Signal
H52	PWM1	GPI027	GP88_PWM1	GPI027	SOC_GPI054
K62	PWM3	FAN_PWM	GP31_PWM3	FAN_PWM	TOUCH_CLK
L50	PWM5	GPI035	GP115	GPI035	SOC_GPI012
K57	PWM8	PWM01	GP68	PWM01	SOC_GPI044

Debug

Jetson AGX Orin and Jetson AGX Xavier both support JTAG and a debug UART.

Connector Pin Difference Details

The following table lists the pins that have different functionality between Jetson AGX Orin and Jetson AGX Xavier. For some pins, the supported function is completely different. For others, some of the functionality is the same, but additional functionality is supported. These are highlighted in magenta and comments are provided.

Table 15. Connector Pin Function Differences

Module Pin #	Jetson AGX Orin Pin Name	Orin SoC Pin Name	Jetson AGX Xavier	Xavier SoC Pin Name	Comments
H51	GPI026	GP86_XFI0_MDC	GPI026	SOC_GPI051	These Jetson AGX
K49	GPI025	GP85_XFI0_MDI0	GPI025	SOC_GPI050	Orin pins can be GPIOs, but support
K56	GPI019	GP89_XFI1_MDC	GPI019	SOC_GPI043	the XFI MDIO
C54	GPI033	GP87_XFI1_MDI0	GPI033	SOC_GPI005	functionality if the MGBE interfaces
D54	GPI003	GP84_XFI2_MDC	GPI003	SOC_GPI052	are used.
J51	GPI024	GP83_XFI2_MDI0	GPI024	DP_AUX_CH3_HPD	
L5	UART4_TX	GP118_UART4_TXD_ BOOT1_STRAP	UART4_TX	UART4_TX	Due to the issue with the UART4_RX
L48	UART4_RX	GP119_UART4_RXD	RSVD (UART4_RX)	-	pin on Jetson AGX Xavier, the other
L4	UART4_RTS	GP120_UART4_RTS_N_ B00T0_STRAP	UART4_RTS	UART4_RTS	UART4 pins can only be used as
L49	UART4_CTS	GP121_UART4_CTS_N	UART4_CTS	UART4_CTS	GPIOs. Jetson AGX Orin supports UART functionality.
D37	PMIC_BBATT	- (GP200)	RSVD	-	GP200 connected to this pin on early pre-production modules.
K52	DP0_HPD	GP80_XFI3_MDC	DP0_HPD	DP_AUX_CH0_HPD	
K51	DP1_HPD	GP77_XFI3_MDI0	DP1_HPD	DP_AUX_CH1_HPD	
J11	PEX_C2_CLKREQ_N	GP189_PCIE8_CLKREQ_N	RSVD	-	
L19	PEX_C6_CLKREQ_N	GP212_PCIE6_CLKREQ_N	RSVD	-	
B37	PEX_C7_CLKREQ_N	GP177_PCIE1_CLKREQ_N	RSVD	-	
A38	PEX_C8_CLKREQ_N	GP181_PCIE3_CLKREQ_N	RSVD	-	
K10	PEX_C2_RST_N	GP190_PCIE8_RST_N	RSVD	-	
L18	PEX_C6_RST_N	GP213_PCIE6_RST_N	RSVD	-	
B36	PEX_C7_RST_N	GP178_PCIE1_RST_N	RSVD	-	
A39	RSVD	-	RSVD	-	
B48	RSVD	-	HDMI_DP1_TX1_N	HDMI_DP1_TXDN1	
B49	RSVD	-	HDMI_DP1_TX1_P	HDMI_DP1_TXDP1	

Module Pin #	Jetson AGX Orin Pin Name	Orin SoC Pin Name	Jetson AGX Xavier	Xavier SoC Pin Name	Comments
E51	RSVD	-	HDMI_DP1_TX3_N	HDMI_DP1_TXDN3	
E50	RSVD	-	HDMI_DP1_TX3_P	HDMI_DP1_TXDP3	
L59	SAFETY_PROCESSOR_ GPI0	SF_RST_N	RSVD	-	
L42	VM_EN0_N	-	RSVD	-	
L41	VM_EN1_N	-	RSVD	-	
B10	PWR_IRQ_N	SF_PWR_INT_N	RSVD	-	
J62	TEMP_SHDN_EN	-	GND	-	
B55	GPI030	GP02	GPI030	SOC_GPI020	
H60	GPI031	GP186	GPI031	SAFE_STATE	
C38	UPHY_REFCLK4_N	HS_UPHY1_REFCLK1_N	RSVD	-	
C39	UPHY_REFCLK4_P	HS_UPHY1_REFCLK1_P	RSVD	-	
E18	PEX_CLK2_N	SF_PCIE8_CLK_N	RSVD	-	
E19	PEX_CLK2_P	SF_PCIE8_CLK_P	RSVD	-	
F33	UPHY_REFCLK3_N	SF_PCIE6_CLK_N	RSVD	-	
F32	UPHY_REFCLK3_P	SF_PCIE6_CLK_P	RSVD	-	
A48	GPI037	SF_PCIE3_CLK_N	HDMI_DP1_TX0_N	HDMI_DP1_TXDN0	
A47	GPI038	SF_PCIE3_CLK_P	HDMI_DP1_TX0_P	HDMI_DP1_TXDP0	
D48	PEX_CLK6_N	SF_PCIE1_CLK_N	HDMI_DP1_TX2_N	HDMI_DP1_TXDN2	
D49	PEX_CLK6_P	SF_PCIE1_CLK_P	HDMI_DP1_TX2_P	HDMI_DP1_TXDP2	
C35	UPHY_RX20_N	HS_UPHY0_L2_RX_N	RSVD	_	
C34	UPHY_RX20_P	HS_UPHY0_L2_RX_P	RSVD	-	
B32	UPHY_RX21_N	HS_UPHY0_L3_RX_N	RSVD	-	
B33	UPHY_RX21_P	HS_UPHY0_L3_RX_P	RSVD	-	
D32	UPHY_RX22_N	HS_UPHY0_L4_RX_N	RSVD	-	
D33	UPHY_RX22_P	HS_UPHY0_L4_RX_P	RSVD	-	
A35	UPHY_RX23_N	HS_UPHY0_L5_RX_N	RSVD	-	
A34	UPHY_RX23_P	HS_UPHY0_L5_RX_P	RSVD	-	
K33	UPHY_TX20_N	HS_UPHY0_L2_TX_N	RSVD	-	
K32	UPHY_TX20_P	HS_UPHY0_L2_TX_P	RSVD	-	
G34	UPHY_TX21_N	HS_UPHY0_L3_TX_N	RSVD	-	
G35	UPHY_TX21_P	HS_UPHY0_L3_TX_P	RSVD	-	
J34	UPHY_TX22_N	HS_UPHY0_L4_TX_N	RSVD	-	
J35	UPHY_TX22_P	HS_UPHY0_L4_TX_P	RSVD	-	
H33	UPHY_TX23_N	HS_UPHY0_L5_TX_N	RSVD	-	
H32	UPHY_TX23_P	HS_UPHY0_L5_TX_P	RSVD	-	
G50	RFU3	-	HDMI_DP0_TX1_N	HDMI_DP0_TXDN1	
G51	RFU4	-	HDMI_DP0_TX1_P	HDMI_DP0_TXDP1	
H48	RFU1	-	HDMI_DP0_TX0_N	HDMI_DP0_TXDN0	
H49	RFU2	-	HDMI_DP0_TX0_P	HDMI_DP0_TXDP0	
J47	RFU6	-	HDMI_DP0_TX2_P	HDMI_DP0_TXDP2	
J48	RFU5	-	HDMI_DP0_TX2_N	HDMI_DP0_TXDN2	
K46	RFU8	-	HDMI_DP0_TX3_P	HDMI_DP0_TXDP3	
K47	RFU7	-	HDMI_DP0_TX3_N	HDMI_DP0_TXDN3	

Notice

This document is provided for information purposes only and shall not be regarded as a warranty of a certain functionality, condition, or quality of a product. NVIDIA Corporation ("NVIDIA") makes no representations or warranties, expressed or implied, as to the accuracy or completeness of the information contained in this document and assumes no responsibility for any errors contained herein. NVIDIA shall have no liability for the consequences or use of such information or for any infringement of patents or other rights of third parties that may result from its use. This document is not a commitment to develop, release, or deliver any Material (defined below), code, or functionality.

NVIDIA reserves the right to make corrections, modifications, enhancements, improvements, and any other changes to this document, at any time without notice.

Customer should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

NVIDIA products are sold subject to the NVIDIA standard terms and conditions of sale supplied at the time of order acknowledgement, unless otherwise agreed in an individual sales agreement signed by authorized representatives of NVIDIA and customer ("Terms of Sale"). NVIDIA hereby expressly objects to applying any customer general terms and conditions with regards to the purchase of the NVIDIA product referenced in this document. No contractual obligations are formed either directly or indirectly by this document.

Unless specifically agreed to in writing by NVIDIA, NVIDIA products are not designed, authorized, or warranted to be suitable for use in medical, military, aircraft, space, or life support equipment, nor in applications where failure or malfunction of the NVIDIA product can reasonably be expected to result in personal injury, death, or property or environmental damage. NVIDIA accepts no liability for inclusion and/or use of NVIDIA products in such equipment or applications and therefore such inclusion and/or use is at customer's own risk.

NVIDIA makes no representation or warranty that products based on this document will be suitable for any specified use. Testing of all parameters of each product is not necessarily performed by NVIDIA. It is customer's sole responsibility to evaluate and determine the applicability of any information contained in this document, ensure the product is suitable and fit for the application planned by customer, and perform the necessary testing for the application in order to avoid a default of the application or the product. Weaknesses in customer's product designs may affect the quality and reliability of the NVIDIA product and may result in additional or different conditions and/or requirements beyond those contained in this document. NVIDIA accepts no liability related to any default, damage, costs, or problem which may be based on or attributable to: (i) the use of the NVIDIA product in any manner that is contrary to this document or (ii) customer product designs.

No license, either expressed or implied, is granted under any NVIDIA patent right, copyright, or other NVIDIA intellectual property right under this document. Information published by NVIDIA regarding third-party products or services does not constitute a license from NVIDIA to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property rights of the third party, or a license from NVIDIA under the patents or other intellectual property rights of NVIDIA.

Reproduction of information in this document is permissible only if approved in advance by NVIDIA in writing, reproduced without alteration and in full compliance with all applicable export laws and regulations, and accompanied by all associated conditions, limitations, and notices.

THIS DOCUMENT AND ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY, OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE. TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL NVIDIA BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF NVIDIA HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Notwithstanding any damages that customer might incur for any reason whatsoever, NVIDIA'S aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms of Sale for the product.

Trademarks

NVIDIA, the NVIDIA logo, CUDA, Jetson, Jetson AGX, NVIDIA AGX, NVIDIA Orin, NVIDIA Volta, and Xavier are trademarks and/or registered trademarks of NVIDIA Corporation in the U.S. and other countries. Other company and product names may be trademarks of the respective companies with which they are associated.

VESA DisplayPort

DisplayPort and DisplayPort Compliance Logo, DisplayPort Compliance Logo for Dual-mode Sources, and DisplayPort Compliance Logo for Active Cables are trademarks owned by the Video Electronics Standards Association in the United States and other countries.

HDMI

HDMI, the HDMI logo, and High-Definition Multimedia Interface are trademarks or registered trademarks of HDMI Licensing LLC.

Arm

Arm, AMBA and Arm Powered are registered trademarks of Arm Limited. Cortex, MPCore and Mali are trademarks of Arm Limited. All other brands or product names are the property of their respective holders. "Arm" is used to represent Arm Holdings plc; its operating company Arm Limited; and the regional subsidiaries Arm Inc.; Arm KK; Arm Korea Limited.; Arm Taiwan Limited; Arm France SAS; Arm Consulting (Shanghai) Co. Ltd.; Arm Germany GmbH; Arm Embedded Technologies Pvt. Ltd.; Arm Norway, AS and Arm Sweden AB.

Copyright

© 2022 NVIDIA Corporation. All rights reserved.

