```
Single cycle cpu 的程式碼
`timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date:
               23:46:27 12/02/2017
// Design Name:
// Module Name:
                 Simple_Single_CPU
// Project Name:
// Target Devices:
// Tool versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
module Simple_Single_CPU(
      clk i,
         rst_n
       );
//I/O port
       input
                    clk i;
       input
                    rst_n;
//Internal Signles
       //PC path data line
       wire [32-1:0] pc_out_o;
       wire [32-1:0] instr_add_4_o;
       wire [32-1:0] Shifter o;
       wire [32-1:0] instr_next_o;
       wire [32-1:0] instr_branch_o;
       wire [32-1:0] instr jump o;
       wire [32-1:0]jump_address_o;
       wire [31:0] PCadd;
       //PC path CTRL
       wire Branch_o;
```


```
wire sel_branch_o;
        wire jump_o;
        //DATA path data line
        wire [32-1:0] instr_o;
        wire [32-1:0] RSdata_o;
        wire [32-1:0] RTdata_o;
        wire [5-1:0]
                        RDaddr_o;
        wire [32-1:0] SE_o;
        wire [32-1:0] ALU_src2_o;
        wire [32-1:0] ALU_result_o;
        wire [32-1:0]MEM_data_o;
        wire [32-1:0] WriteBack_o;
        //data path CTRL
        wire [4-1:0]
                        ALU_ctrl_o;
        wire [3-1:0]
                        ALU_op_o;
        wire ALUSrc_o;
        wire RegDst_o;
        wire RegWrite_o;
        wire ALU_zero_o;
        wire ALU_cout_o;
        wire ALU_overflow_o;
        wire MemToReg_o;
        wire MemRead_o;
         wire MemWrite_o;
//Greate componentes
//PC path
ProgramCounter PC(
        .clk_i(clk_i),
         .rst_n (rst_n),
         .pc_in_i(instr_next_o),
         .pc_out_o(pc_out_o)
        );
Adder Adder1(
         .src1_i(pc_out_o),
         .src2_i(32'd4),
```


```
.sum_o(instr_add_4_o)
         );
Adder Adder2(
         .src1_i(instr_add_4_o),
          .src2_i(Shifter_o),
          .sum_o(instr_branch_o)
         );
Shift_Left_Two_32 Shifter(
         .data_i(SE_o),
         .data_o(Shifter_o)
         );
Shift_Left_Two_32 Shifter2(
                                //JUMP 調整
         .data_i(instr_o),
         .data_o(jump_address_o)
         );
and(sel_branch_o ,ALU_zero_o, Branch_o);
MUX_2to1 #(.size(32)) Mux_PC_Source(
                                           //IF branch
         .data0_i(instr_add_4_o),
         .data1_i(instr_branch_o),
         .select_i(sel_branch_o),
         .data_o(instr_jump_o)
         );
MUX_2to1 #(.size(32)) Jump_Source(
                                               //IF jump
                   .data0_i(instr_jump_o),
                   .data1_i({instr_add_4_o[31:28],jump_address_o[27:0]}),
                   .select_i(jump_o),
                   .data_o(instr_next_o)
                   );
         //Data path
Instr_Memory IM(
         .pc_addr_i(pc_out_o),
          .instr_o(instr_o)
```

```
);
Reg_File RF(
                                    //
         .clk_i(clk_i),
          .rst_n(rst_n),
                                    //
                                     //5
         .RSaddr_i(instr_o[25:21]),
         .RTaddr_i(instr_o[20:16]),
                                     //5
                                     //5
         .RDaddr_i(RDaddr_o),
         .RDdata_i(WriteBack_o),
                                     //32
         .RegWrite i(RegWrite o),
                                     //1
         .RSdata_o(RSdata_o),
                                     //32
         .RTdata_o(RTdata_o)
                                     //32
         );
Decoder Decoder(
         .instr_op_i(instr_o[31:26]),//6b
         .Branch_o(Branch_o),
         .MemtoReg_o(MemToReg_o),
                                          //1
         .MemRead_o(MemRead_o),
                                          //1
         .MemWrite_o(MemWrite_o),//1
         .Jump_o(jump_o),
                                     //1
                                     //1
         .ALUSrc_o(ALUSrc_o),
         .RegWrite_o(RegWrite_o),
                                     //1
                                     //1
         .RegDst_o(RegDst_o),
                                          //3b
         .ALU_op_o(ALU_op_o)
         );
ALU_Ctrl AC(
         .funct_i(instr_o[5:0]),
                                     //6
           .ALUOp_i(ALU_op_o),
                                     //3
         .ALUCtrl_o(ALU_ctrl_o)
                                     //4
         );
Sign_Extend SE(
         .data_i(instr_o[15:0]),
                                     //16b
         .data_o(SE_o)
                                     //32b
         );
MUX_2to1 #(.size(5)) Mux_Write_Reg( //selete RT RD
```

```
.data0_i(instr_o[20:16]),//32
         .data1 i(instr o[15:11]),//32
         .select i(RegDst o),
                                    //1
         .data_o(RDaddr_o)
                                    //32
         );
MUX 2to1 #(.size(32)) Mux ALUSrc(
                                   //selete RT imm
         .dataO i(RTdata o),
                                    //32
         .data1_i(SE_o),
                                         //32
         .select_i(ALUSrc_o),
                                    //1
         .data o(ALU src2 o)
                                         //32
         );
MUX 2to1 #(.size(32)) WriteMUX(
                                    //selete result memory
         .data0_i(ALU_result_o),
                                    //
         .data1_i(MEM_data_o),
                                       //
                                      //
         .select_i(MemToReg_o),
         .data_o(WriteBack_o)
                                      //
         );
Data_Memory DM(
                                      //
         .clk_i(clk_i),
         .addr_i(ALU_result_o),
                                       //
                                        //
         .data_i(RTdata_o),
                                            //
         .MemRead_i(MemRead_o),
         .MemWrite_i(MemWrite_o),
                                           //
         .data_o(MEM_data_o)
                                           //
);
alu ALU(
         .rst(rst_n),
                                        //某一次的測試用 初始化
                                         //調整用,沒用
         .clk(clk_i),
          .src1(RSdata_o),
                                        //
          .src2(ALU_src2_o),
                                         //
          .ALU_control(ALU_ctrl_o),
                                        //
          .result(ALU_result_o),
                                         //
          .zero(ALU_zero_o),
                                          //
          .cout(ALU_cout_o),
                                           //
          .overflow(ALU_ovflow_o)
                                           //
         );
```

endmodule	





```
模擬結果
                                                                                                                                                                                                                    ? _ B Z
          **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
00
æ.
        source C:/Users/1q099/Documents/HW3 KU0/HW3 KU0.HW3 KU0.sim/sim 1/behav/xsim.dir/TestBench behav/webtalk/xsim webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/1q099/Documents/HW3_XU0/HW3_XU0/HW3_XU0.sim/sim_l/behav/xsim.dir/TestBench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Dec 17 23:45:02
        INFO: [Common 17-206] Exiting Webtalk at Sun Dec 17 23:45:02 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 842.500 ; gain = 0.000
        INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
        INFO: [USF-XSim-4] XSim::Simulate design
        INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/1q099/Documents/HW3_KU0/HW3_KU0/HW3_KU0.sim/sim_1/behav'
        INFO: [USF-XSim-98] *** Running xsim
           with args "TestBench behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -view {C:/Users/1q099/Documents/HW3_KU0/HW3_KU0.srcs/sim_1/imports/project_1/TestBench_behav.wcfg} -log
        INFO: [USF-XSim-8] Loading simulator feature
        Vivado Simulator 2016.4
        open_wave_config C:/Users/1q099/Documents/HW3_KU0/HW3_KU0.HW3_KU0.srcs/sim_1/imports/project_1/TestBench_behav.wcfg
          ource TestBench.tcl
        # set curr_wave [current_wave_config]
        # if { [string length $curr_wave] == 0 } {
           if { [llength [get_objects]] > 0} {
             add wave /
              set_property needs_save false [current_wave_config]
        # } else {
               send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_confi
        # }
#}
        Congratulation. You pass TA's pattern
        INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
        INFO: [USF-XSim-97] XSim simulation ran for 1000ns
        launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 842.500 ; gain = 0.000
```

暫存器資料

```
r0=
              0, r1 =
                              1, r2=
                                               0, r3 =
                                                                3,
r4=
              4, r5=
                              5, r6=
                                               1, r7=
                                                                2,
                                                                  0,
r8=
              4, r9=
                              2, r10=
                                                0, r11=
               0, r13=
                                 0, r14=
r12=
                                                   0, r15=
                                                                    0,
               0, r17=
                                 0, r18 =
r16=
                                                   0, r19=
                                                                    0,
r20=
               0, r21=
                                 0, r22 =
                                                   0, r23=
                                                                    0.
r24=
               0, r25=
                                 0, r26=
                                                   0, r27=
                                                                    0,
r28=
               0, r29=
                              128, r30=
                                                   0, r31 =
                                                                    0,
Memory=====
m0=
                              2, m2=
                                               0, m3 =
                                                               0,
              1, m1=
m4=
              0, m5 =
                              0, m6=
                                               0, m7=
                                                               0,
                                                                  0,
m8=
              0, m9 =
                              0, m10=
                                                0, m11=
m12 =
               0, m13=
                                 0, m14=
                                                  0, m15=
                                                                    0,
m16=
               0, m17=
                                 0, m18=
                                                  0, m19 =
                                                                    0,
m20 =
               0, m21 =
                                 0, m22=
                                                  0, m23 =
                                                                    0,
               0, m25=
m24=
                                 0, m26 =
                                                  0, m27 =
                                                                    0,
m28 =
               0, m29 =
                                 0, m30 =
                                                  0, m31 =
                                                                    0,
```