

R-Type Instructions:

0000000 0100000 0000000 0000000 0000000 000000	rs2 rs2 rs2 rs2 rs2 rs2 rs2 rs2 rs2 rs2	rs1	000 000 001 010 011 100 101 101 110 111	rd r	0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011	ADD SUB SLL SLT SLTU XOR SRA OR AND	.text addi t0, x0, 5 addi t1, t0, -10 addi t2, t1, 3 add t3, t0, t1 sub t4, t1, t2 sll t0, t0, t0 srl t6, t2, t4 sra t5, t4, t3 or t4, t2, t2 and t3, t5, t6 xor t2, t4, t1 slt t5, t3, t2 sltu t5, t2, t3
							3100 03, 02, 03



Above are ALU instructions with R-type format that were tested. The expected output of the instructions are shown on the right.

Waveform:



Trace files:

```
//trace files
    integer file1, file2, clear1, clear2, CC;
    always comb begin
        file1 = $fopen("C:/Users/mc100/Documents/Coding
Repositories/Classwork/CMPE
140/CMPE140 lab5 brandonV/CMPE140 lab5 bv/CMPE140 lab5 bv.srcs/sim 1/imports/CM
PE140_lab5_bv/pc.txt", "a");
        if (program counter <= 0) begin
            clear1 = $fopen("C:/Users/mc100/Documents/Coding
Repositories/Classwork/CMPE
140/CMPE140 lab5 brandonV/CMPE140 lab5 bv/CMPE140 lab5 bv.srcs/sim 1/imports/CM
PE140_lab5_bv/pc.txt", "w");
            $fwrite(clear1, "");
        end
        if (file1) begin
            $display("Opening file!");
            $fwrite(file1, "PC: %0h\n", program_counter);
            $fclose(file1);
        end else begin
            $display("Error opening file!");
        end
    end
    //cc, register number, and value
    always comb begin
        file2 = $fopen("C:/Users/mc100/Documents/Coding
Repositories/Classwork/CMPE
140/CMPE140_lab5_brandonV/CMPE140_lab5_bv/CMPE140_lab5_bv.srcs/sim_1/imports/CM
PE140 lab5 bv/result.txt", "a");
        CC = program counter / 4;
        if (program counter <= 0) begin
            clear2 = $fopen("C:/Users/mc100/Documents/Coding
Repositories/Classwork/CMPE
140/CMPE140 lab5 brandonV/CMPE140 lab5 bv/CMPE140 lab5 bv.srcs/sim 1/imports/CM
PE140 lab5 bv/result.txt", "w");
            $fwrite(clear2, "");
```

Code implemented:

```
`timescale 1ns / 1ps
module cpu(
  input rst_n, clk,
  output reg [31:0] imem addr,
  output reg [31:0] dmem addr,
  input [31:0] imem_insn,
  inout reg [31:0] dmem data,
  output reg dmem wen
);
  // Register File
  reg [31:0] regfile [31:0];
  // Program Counter
  reg [31:0] program counter = 0;
  // Pipeline Registers
  reg [31:0] IF_ID, ID_EX, EX_MEM, MEM_WB;
  reg [31:0] immgen, rs1_data, rs2_data, ALU, ALU_RESULT;
  // Control Signals
  reg stall;
  integer i;
  always @(posedge clk or negedge rst_n) begin
     if (!rst_n) begin
       // **Reset Logic**
       for (i = 0; i < 32; i = i + 1)
          regfile[i] = 0;
       program_counter = 0;
       IF ID = 0;
       ID EX = 0;
       EX MEM = 0;
       MEM_WB = 0;
```

```
ALU = 0:
  ALU RESULT = 0:
  stall = 0;
  // Initialize memory control signals to prevent X values
  dmem wen = 0;
  dmem_addr = 0;
end
else begin
  // **Instruction Fetch (IF)**
  if (!stall) begin
     imem addr = program counter;
     program_counter = program_counter + 4;
     IF ID = imem insn;
  end
  // **Instruction Decode (ID)**
  ID EX = IF ID;
  rs1 data = regfile[IF ID[19:15]];
  rs2_data = regfile[IF_ID[24:20]];
  // Immediate Generation for I-Type
  case (IF_ID[6:0])
    7'b0010011: begin // I-Type ALU Instructions
       immgen = \{\{20\{IF_ID[31]\}\}, IF_ID[31:20]\};
       if (IF_ID[14:12] == 3'b001 || IF_ID[14:12] == 3'b101)
         immgen = \{27'b0, IF ID[24:20]\};
    end
     default:
       immgen = 0;
  endcase
  // **Execution (EX)**
  EX MEM = ID EX;
  case (ID EX[6:0])
    7'b0010011: begin // I-Type ALU
       case (ID EX[14:12])
          3'b000: ALU = rs1 data + immgen; // ADDI
          3'b111: ALU = rs1_data & immgen; // ANDI
          3'b110: ALU = rs1 data | immgen; // ORI
          3'b100: ALU = rs1_data ^ immgen; // XORI
          3'b010: ALU = ($signed(rs1_data) < $signed(immgen)) ? 1 : 0; // SLTI
          3'b001: ALU = rs1_data << immgen[4:0]; // SLLI
          3'b101: begin
            if (ID EX[30] == 1'b0)
              ALU = rs1 data >> immgen[4:0]; // SRLI
              ALU = $signed(rs1 data) >>> immgen[4:0]; // SRAI
          end
       endcase
```

```
end
         7'b0110011: begin // R-Type ALU
           case (ID EX[14:12])
              3'b000: begin // ADD/SUB
                if (ID_EX[30] == 1'b0)
                  ALU = rs1_data + rs2_data; // ADD
                  ALU = rs1 data - rs2 data; // SUB
              end
              3'b111: ALU = rs1 data & rs2 data; // AND
              3'b110: ALU = rs1_data | rs2_data; // OR
              3'b100: ALU = rs1 data ^ rs2 data; // XOR
              3'b010: ALU = ($signed(rs1_data) < $signed(rs2_data)) ? 1 : 0; // SLT
              3'b001: ALU = rs1 data << rs2 data[4:0]; // SLL
             3'b101: begin
                if (ID EX[30] == 1'b0)
                  ALU = rs1 data >> rs2 data[4:0]; // SRL
                else
                  ALU = $signed(rs1_data) >>> rs2_data[4:0]; // SRA
             end
           endcase
         end
      endcase
      // **Memory (MEM)**
       ALU RESULT = ALU;
       MEM WB = EX MEM;
      dmem_wen = 0;
       dmem addr = 0;
      case (EX MEM[6:0])
         7'b0100011: begin // Store (sw)
           dmem addr = ALU RESULT;
           dmem wen = 1;
           $display(" Storing Data: Mem[%h] <= %h", dmem addr,
regfile[EX MEM[24:20]]);
         end
      endcase
      // **Writeback (WB)**
       if (MEM_WB[6:0] == 7'b0010011 || MEM_WB[6:0] == 7'b0110011) begin
         regfile[MEM_WB[11:7]] = ALU_RESULT;
         $display("Writeback: x%0d <= %0h", MEM_WB[11:7], ALU_RESULT);
       end
      // **Debugging Information**
       $display(" PC: %0h, Instruction: %0h, ALU Result: %0d", program counter,
imem_insn, ALU_RESULT);
    end
```

```
end

// **Memory Write Handling**
assign dmem_data = (dmem_wen) ? regfile[EX_MEM[24:20]] : 32'bz;
endmodule
```

What did we learn from this lab design?

This lab was an extension of lab 4 and lab 3. In these past two labs we implemented the ADDI instruction and other I type instructions to the cpu. In this lab we were tasked to implement the ALU instructions with R-type format r_type.dat to lead the imem. The primary challenge was having to figure out how to modify the ALU and encoding position of three register indexes such as index of Rd is at 11-7, index of rs1 is at 19-15, and index of rs 2 is at 24-20.

This was able to be achieved with the use of case statements and time spent on researching and many multiple mistake trials. The outputs were tested and verified with the results expected. Using the \$display statements, it is easy to debug when there are errors within the code.