# AN12284

# LPC55xx CoreMark on Cortex-M33 Porting Guide

Rev. 0 — 25 January 2019 Application Note

### 1 Introduction

CoreMark, developed by EEMBC, is a simple, yet sophisticated benchmark that is designed specifically to test the functionality of an embedded processor core. Running CoreMark produces a single-number score allowing users to make quick comparisons between processors.

LPC55xx is an Arm<sup>®</sup> Cortex<sup>®</sup> -M33 based microcontroller for embedded applications. These devices include:

- An Arm Cortex-M33 coprocessor
- CASPER Crypto/FFT engine
- · PowerQuad hardware accelerator for DSP functions
- Up to 320 KB of on-chip SRAM, up to 640 KB on-chip flash
- PRINCE module for on-the-fly flash encryption/decryption
- High-speed and full-speed USB host and device interface with crystalless operation for full-speed, SDIO/MMC
- Five general-purpose timers, one SCTimer/PWM, one RTC/alarm timer
- One 24-bit Multi-Rate Timer (MRT)
- · A Windowed Watchdog Timer (WWDT)
- Nine flexible serial communication peripherals (which can be configured as a USART, SPI, high-speed SPI, I2C, or I2S interface)
- Programmable Logic Unit (PLU)
- One 16-bit 1.0 Msamples/sec ADC, comparator, and temperature sensor

The Cortex-M33 offers 13.5 % performance increase in the same process technology compared to the high-embedded performance bars established by Cortex-M4 processors, while improving power efficiency. Cortex-M33 official CoreMark is 3.86 CoreMark/MHz. Cortex-M4 official CoreMark is 3.40 CoreMark/MHz.

This application note describes how to port CoreMark code to LPC55xx, which involves setting up software and hardware including memory partitioning, compiler setting, and board setup. It also describes how to measure CoreMark scores on the Cortex-M33 and the result including CoreMark scores and power consumption in µA/MHz. Separate CoreMark projects for different software development tools (Keil MDK, IAR EWARM, and MCUXpresso IDE) are also included herewith for reference.


# 2 Integration of CoreMark library to SDK2.0 framework

The software package associated with this application note contains SDK2.0 based project framework. It allows developers to drop in the CoreMark library sources and quickly get up and running with benchmarking the LPC55xx. To get started, go to: https://www.eembc.org/coremark, Click the **Download** link as shown in Fig. 1 and follow the instructions on the page.

#### **Contents**

1 Introduction	1			
2 Integration of CoreMark library to SDK2.0 framework	2			
3 Measuring CoreMark on board 3.1 LPC55S69Xpresso board 3.2 Board Setup	25 26			
4 Result	29			
5 Conclusion	32			
6 Reference	32			
7 Revision history				
8 Contact Us	33			





After reviewing the license terms, go through the readme and documentation file. The readme provides step-by-step instructions on unpacking and building the distribution. It also helps in getting familiar with the CoreMark terminology used throughout the application note.

## 2.1 Porting CoreMark library into CoreMark framework

There are two variants of CoreMark projects for each IDE. One executes the CoreMark application from internal flash and other executes the CoreMark application from internal SRAMX

The CoreMark projects are:

- 1. run\_in\_flash\_xxmhz Cortex-M33 executes CoreMark application from internal flash.
- 2. run\_in\_ramx\_xxmhz Cortex-M33 executes CoreMark application from internal RAM.

The locations of CoreMark projects are:

Keil MDK IDE:

- lpc5500\_coremark\_mdk\coremark.uvprojx.eww

IAR Workbench IDE:


- lpc5500\_coremark\_iar\coremark.eww


Each of executes settings have three frequency settings: 12 MHz, 48 MHz and 96 MHz.


Depending on the toolchain, the workspace should look as shown in below figures. The CoreMark framework requires the addition of the CoreMark files from EEMBC.

### 2.1.1 CoreMark framework for Keil MDK / IAR EWARM / MCUXpresso IDE

The run\_in\_xxxx\_xxmhz project must be set as active before the CoreMark files can be added.








Copy the following files from the CoreMark package downloaded from EEMBC:

- core\_list\_join.c

- core main.c
- core\_matrix.c
- core\_state.c
- core\_util.c
- coremark.h



-For Keil MDK place these files in the project directory

lpc5500\_coremark\_mdk\source

-For IAR Embedded Workbench place these files in the project directory

lpc5500\_coremark\_iar\source


-For MCUXpresso place these files in the project directory.

lpc5500\_coremark\_mcux\source

The files ee\_printf.c, core\_portme.c and core\_portme.h(under port\_lpc5500 folder)need to be copied to the following folder locations.


-For Keil IDE place the files in "lpc5500\_coremark\_mdk\source"

Add the files into the Keil MDK project framework to the respective groups source by double clicking on the groups.



-For IAR Embedded workbench place the files in "lpc5500\_coremark\_iar\source"


Add the files into the IAR project framework to the respective groups source by double clicking on the groups.



-For MCUXpresso place the files in "lpc5500\_coremark\_mcux\source"

Add the files into the MCUXpresso project framework to the respective groups source by click the "refresh" selection.


Figure 7. Adding files in IAR EWARM workspace




Use the core\_portme.c and core\_portme.h files provided with the application note and not the one from the EEMBC CoreMark package. For convenience these files have the required porting changes ready for use.


Copy these files to the source folder for all three tool chains and add the core\_portme.c file in the project framework under the source group.

Once all the files have been added, the workspace should look as shown below:



LPC55xx CoreMark on Cortex-M33 Porting Guide, Rev. 0, 25 January 2019





A few files need to be modified to support CoreMark and are described below. In the project scatter file change the stack size as 0x2000.

```
define symbol __size_cstack__ = 0x2000;
```

To support 'printf' statements to a PC terminal, the 'core\_portme.h' file needs to be modified. Add the following line of code for ee\_printf function.

```
#if HAS_PRINTF
#else
#ifdef COREMARK_SCORE_TEST
#define ee_printf printf
#else
extern int ee_printf_template(const char *fmt, ...);
#define ee_printf ee_printf_template
#endif
#endif
```


Application Note 11 / 34

In 'eeprintf.c' file, add #ifdef COREMARK\_SCORE\_TEST and the function ee\_printf(const char \*fmt,...).


```
#ifndef COREMARK_SCORE_TEST
int ee_printf_template(const char *fmt, ...)
{
   return 0;
}
#endif
```

This is added so that the printf code is optimized when running the µA/MHz test. In 'core\_portme.h' there is a #define COREMARK\_SCORE\_TEST that dictates whether or not the application is executing the CoreMark score test.

In order to add the path to the header files used in the project, in Keil MDK under Project->Options-> C/C++(AC6) tab, click 'Include path' and add the following paths that contain the header files.




In IAR under Project->Options-> C/C++ Compiler, click "Preprocessor" and add the following paths that contains the header files.



The CoreMark files have now been successfully ported into the CoreMark project framework

In MCUXpresso under "Properties for xxxx"->C/C++ Build-> Settings->, click "Includes" and add the following paths that contains the header files.



The CoreMark files have now been successfully ported into the CoreMark project framework.

### 2.1.2 CoreMark framework to execute from Internal SRAM

The project run\_in\_ram\_xxmhz executes the CoreMark application from 32 KB SRAMX memory region.


The files core\_list\_join.c, core\_main.c, core\_matrix.c, core\_state.c and core\_util.c are relocated to execute from SRAMX using the linker scripts.

For Keil MDK the linker script is located at:

.\lpc5500\_coremark\_mdk\LPC55S69\_cm33\_core0\_ramx.scf

The linker script setting for run\_in\_ramx\_xxmhz project is shown in Fig 15

LPC55xx CoreMark on Cortex-M33 Porting Guide, Rev. 0, 25 January 2019



For IAR EWARM IDE to execute CoreMark in Internal SRAM, a line of code needs to be added to the files core\_main.c, core\_util,c, core\_state.c, core\_matrix.c and core\_list\_join.c, as Fig 18 shows, above #include in all five files.


These CoreMark files are labeled as their own IAR EWARM linker "section." The provided .icf linker file in .\lpc5500\_coremark\_iar \LPC55S69\_cm33\_core0\_ramx.icf


then places this section, which is called "critical\_text" into SRAMX. To do this, add the following line of code in icf file, as shown in Fig 16.

```
initialize by copy { readwrite, section .textrw };
do not initialize { section .noinit };
if (isdefinedsymbol( USE_DLIB PERTHREAD))
  /* Required in a multi-threaded application */
 initialize by copy with packing = none { section _ DLIB PERTHREAD };
place at address mem: m_interrupts_start
                                           { readonly section .intvec };
place in TEXT region
                                            { readonly };
place in DATA region
                                            { block RW };
place in DATA region
                                            { block ZI };
place in DATA region
                                            { last block HEAP };
place in CSTACK region
                                            { block CSTACK }:
place in XCODE region
                                            { section .critical code };
initialize by copy
                                            { section .critical_code };
place in XCODE_region
                                            { rw object core_portme.o,
                                             rw object core main.o,
                                              rw object core list join.o,
                                             rw object core matrix.o,
                                              rw object core state.o,
                                              rw object core util.o,
                                            };
initialize by copy
                                            { object core portme.o,
                                              object core main.o,
                                              object core list join.o,
                                              object core_matrix.o,
                                              object core_state.o,
                                              object core_util.o,
                                            };
```

LPC55xx CoreMark on Cortex-M33 Porting Guide, Rev. 0, 25 January 2019


Figure 16. IAR EWARM allocate Code to SRAM area





Application Note 17/34

For MCUXpresso to execute CoreMark in Internal SRAM, just selected the linker file as "lpc5500 coremark RUN IN SRAMX.ld" in "Managed Linker Script", as shown in Fig 19..



# 2.2 Optimizing the CoreMark framework

There are many factors that affect the CoreMark and µA/MHz score that can be optimized. Some of these factors are IDE dependent optimizations, while others leverage the MCU architecture for better performance. The goal is to be able to produce the best scores from all three IDEs. It is important to understand that these IDEs are constantly changing and a different version of a given IDE may add or remove features that may make these optimizations obsolete or ineffective. The following are the IDE versions that are applicable to this application note:

Keil MDK v5.24

**IAR EWARM 8.32.1** 


MCUXpresso 8.10

### 2.2.1 Memory considerations

Due to the inherent architecture of SRAM and flash, CoreMark executes faster when running out of SRAM. The LPC55xx internal memory uses a multilayer AHB matrix system that provides a separate instruction and data bus for Cortex-M33 and SRAMX bank. See Fig 20. SRAM0 to SRAM4 are on System bus. Placing the CoreMark code and data in different SRAM, banks minimizes bus contention and improves instruction and data parallelism.

It is important to minimize the flash wait states according to the MCU frequency to optimize the CoreMark score. In contrast, when performing the  $\mu$ A/MHz test, it is possible to save power by disabling the prefetch ability of flash. The LPC55xx user manual contains more information on configuring the flash memory, such as the minimum number of wait states allowed at a given core frequency.

The provided CoreMark framework projects include separate SRAM and flash based projects that implement various memory optimizations.



In both the SRAM and flash projects, there is a **COREMARK\_SCORE\_TEST** macro defined in core\_portme.h, that indicates whether the project is configured to execute the CoreMark benchmark or the  $\mu$ A/MHz test. If this macro is defined, the CoreMark score test runs. If this macro is commented out, the  $\mu$ A/MHz test runs. Use this macro to switch between the two benchmarks.


Application Note 19/34

### 2.2.2 IDE Optimization Setting


The following optimizations are compiler based and therefore IDE dependent. These optimizations apply to both the SRAM and flash based projects.

### 2.2.2.1 Keil optimizations

There are two compiler optimizations that can be done to improve the CoreMark score. In Project->Options and under the C/C+ +(AC6) tab, the optimization level needs to be set to Level 3 (-O3) and "Optimize for Time" should be checked.




When benchmarking the power consumption of the MCU, the optimization setting must be set to Level 0 (-O0) and "Optimized for time" must be unchecked.




### 2.2.2.2 IAR Optimization

There are two compiler optimizations that can be done to improve CoreMark score. Set the optimization level to "High," select "Speed" from the drop down menu and check the "No size constraints" checkbox




When benchmarking the power consumption of the MCU, the optimization level should be set to "None".

23 / 34




#### 2.2.2.3 MCUXpresso Optimization

There are two compiler optimizations that can be done to improve CoreMark score. Set the optimization level to "-O3" so please select "Optimize most(-O3)" from the drop down menu.



When benchmarking the power consumption of the MCU, the optimization level should be set to "None(-O0)"



# 3 Measuring CoreMark on board

# 3.1 LPC55S69Xpresso board

The LPC55S69Xpresso board supports a VCOM serial port connection via **P6**. To observe debug messages from the board set the terminal program to the appropriate COM port and use the setting '115200-8-N-1-none'. To make the debug messages easier to read, the new line receive setting should be set to auto.

Application Note 25 / 34

# 3.2 Board Setup

The LPC55S69 Rev A development board is used for benchmarking




Figure 27. LPC55S69Xpresso board

The board ships with CMSIS-DAP debug firmware programmed. Visit the following FAQ for more information on CMSIS\_DAP debug firmware: https://www.nxp.com/downloads/en/software/lpc\_driver\_setup.exe For debugging and terminal debug messages, connect a USB cable to P6 USB connector. Board schematics are available on www.nxp.com.

### 3.2.1 µA/MHz measurement setup

To measure the LPC5500 power consumption, remove R92, install header at P13, and connect ammeter across P13 as shown in Fig 28.

Application Note 26 / 34




Figure 28. µA/MHz measurement setup

If we need measurement the MCU core current, we need rework the board by removing the R92. Then we can measure the current through P13 by multimeter.

While performing the  $\mu$ A/MHz benchmark, use P6 USB connector to provide power to the board. After the  $\mu$ A/MHz benchmark project has been downloaded, power cycling the board by removing the USB cable, and reinsert to make sure that the debug probe is not connected.

The baud rate setting for debug messages is 115200. It can be changed in core\_potme.c file.

Line209 config.baudRate\_Bps = 115200;

Similarly, by selecting different configuration projects in workspace window, the core clock frequency can be changed. Each of the configuration may enable below defined project configuration settings:

Application Note 27/34

**RUN IN 12MHZ** 

RUN\_IN\_48MHZ


RUN\_IN\_96MHZ

### 3.3 Run CoreMark code

The first step to get CoreMark result is to connect the connector P6 of the board with PC. Then the PC recognizes the LPC-Link2 debugger with a Simulate Serial Port as shown in Fig 29.

If PC cannot find the serial port driver, download the LPCScrypt from below link, and install on your PC.


https://www.nxp.com/support/developer-resources/software-development-tools/lpc-developer-resources-/lpc-microcontroller-utilities/lpcscrypt-v2.0.0:LPCSCRYPT?tab=Design\_Tools\_Tab



Open a UART debug terminal (like Tera Term, putty, etc.), and configure as 115200, 8 data bits, no parity, 1 stop bit, refer Fig 30.

Application Note 28 / 34

29 / 34



Once the CoreMark necessary files are added into the project (by following Chapter 2.1 instructions), compile the project and download to the LPC5500Xpresso board.

Click reset button, the CoreMark benchmark prints on the terminal after a few seconds, like Fig 31 in Chapter 4.

### 4 Result

Fig 31 shows the CoreMark benchmark result when running LPC5500 at 96 MHz core frequency in IAR. The CoreMark benchmark score is the number of iterations per second. The CoreMark/MHz score executing from internal flash for this run is 372.786580/96 MHz = 3.883 CoreMark/MHz.

LPC55xx CoreMark on Cortex-M33 Porting Guide, Rev. 0, 25 January 2019
Application Note




Table 1 shows typical CoreMark score when benchmarked on Keil MDK, IAR EWARM and MCUXpresso IDE when running from internal flash and SRAM at 96 MHz core frequency.

Table 1. LPC55S69Xpresso board CoreMark/MHz Score

IDE	CoreMark/MHz Score(SRAMX)	CoreMark/MHz Score(Flash)
KEIL MDK	2.812	2.034
IAR EWARM	3.883	2.325
MCUXpresso	2.908	1.873

NOTE
Test under 96 MHz

For  $\mu$ A/MHz, following tables show typical results when running on the LPCXpresso55S69 board with VDD = 3.3 V at room temperature. Fig 24 compares the three IDEs in terms of power consumption:

Application Note 30 / 34

Table 2. Keil MDK µA/MHz score


Frequency	Avg. Power Consumption (mA, SRAM X)	μΑ/MHz Score (SRAM X)	Avg. Power Consumption (mA, Flash)	μΑ/MHz Score (Flash)
12MHz	1.38	114.59	1.44	120.00
48MHz	2.73	56.77	2.92	60.84
96MHz	4.28	45.53	4.20	44.53

# Table 3. IAR EWARM $\mu A/MHz$ score

Frequency	Avg. Power Consumption (mA, SRAM X)	μΑ/MHz Score (SRAM X)	Avg. Power Consumption (mA, Flash)	μΑ/MHz Score (Flash)
12MHz	1.37	113.75	1.27	105.84
48MHz	2.59	53.86	2.75	57.30
96MHz	3.97	41.36	3.93	40.89

### Table 4. MCUXpresso µA/MHz score

Frequency	Avg. Power Consumption (mA, SRAM X)	μΑ/MHz Score (SRAM X)	Avg. Power Consumption (mA, Flash)	μΑ/MHz Score (Flash)
12MHz	1.38	115.00	1.44	120.00
48MHz	2.73	56.88	2.92	60.84
96MHz	4.28	44.59	4.20	43.75



# 5 Conclusion

Three types of CoreMark benchmarking on the LPC55xx are presented in this document with different IDEs (Keil, IAR, MCUXpresso):

CoreMark score, power consumption, and µA/MHz.

It also describes how to optimize the benchmark results when running the benchmark out of internal SRAM and flash.

The CoreMark results are measured on LPCXpresso55S69. The best CoreMark number is 3.883, achieved by using IAR and running CoreMark from SRAM X. The best CoreMark power consumption in  $\mu$ A/MHz is 40.89, achieved by running CoreMark from flash when core frequency is 96 MHz.

### 6 Reference

- 1. CoreMark Benchmarking for ARM Cortex Processors, ARM
- 2. AN11811 LPC5411x CoreMark Cortex-M4 Porting Guide, NXP
- 3. UM11126\_LPC55xx/LPC55Sxx User Manual ,NXP

# 7 Revision history

Revision history			
	Rev.	Date	Substantial changes
	0	25 January, 2019	Initial reversion

Application Note 32 / 34

# 8 Contact Us

How To Reach Us

**Home Page:** 

nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, 12C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorlQ, QorlQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamlQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, µVision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

Application Note 33 / 34

© NXP B.V. 2019.

All rights reserved.

For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 25 January 2019 Document identifier: AN12284

