PRELIMINARY ONE-BIT SLICE — NOT FOR FABRICATION

D0 is generic; no Famicom connector pin or RP2350 GPIO number assigned.


U1 TX and U2 RX enables must be mutually exclusive; dead time requires actual hardware validation.

Unused 244 inputs are tied low; unused outputs are no-connect; second OE groups stay disabled.

+5V_BUFFER and +3V3_LOGIC are external logic rails; source, protection, and sequencing are not designed.

Footprints, bypass placement, all other bus bits, and cartridge connector are deliberately unassigned.




Candidate level-interface only; not a complete schematic

Sheet: /
File: NESPICO_Interface.kicad_sch

**Title: NESPICO — preliminary one-bit bus turnaround slice**

| Size: A4 | Date: 2026-10-12 | Rev: DRAFT-0 |
|---|---|---|
| KiCad E.D.A. kicad-cli 7.0.11+dfsg-1build4 | | Id: 1/1 |