
NESPICO 8-BIT ELECTRICAL BRING-UP FIXTURE — DRAFT / NOT A CARTRIDGE INTERFACE


J1 GP0-GP7 = CPU_D0-D7. U1 is fixed A->B, 3V3 Pico to 5V-side TX test header J3.

J1 GP8-GP15 = PPU_D0-D7. U2 is fixed B->A, 5V-tolerant RX test header J4 to Pico.

GP16 TX_OE_N; GP17 RX_OE_N. 10k pull-ups keep active-low OEs disabled at reset.


J3 and J4 are separate, non-powered test ports; no cartridge connector or cartridge rail.























GP26/27/28 only: ADC0/ADC1/ADC2 on J5 with AGND. Header input must stay within 0-3.3 V.

Never drive ADC pins while Pico is unpowered. GP29 is internal VSYS sense; no external route.

Prototype only. Review timing, protection, grounding, module fit and fabrication DRC before use.

Independent CPU TX / PPU RX test lanes; not for cartridge or fabrication release

Sheet: /
File: NESPICO_8bit_fixture.kicad_sch

Title: NESPICO 8-bit bus bring-up fixture

Size: A3	Date: 2026-10-12	**Rev: DRAFT-1**
KiCad E.D.A. kicad-cli 7.0.11+dfsg-1build4		Id: 1/1