
8051 ADDRESSING MODES



Addressing Mode

Various ways of accessing data are called addressing modes

- Immediate
- Register
- Direct
- Register indirect
- Indexed etc

Immediate Addressing Mode

- The source operand is a constant
- immediate data must be preceded by the pound sign, "#"

Used to load information into any registers, including 16-bit DPTR register

```
MOV A,#25H ;load 25H into A

MOV R4,#62 ;load the decimal value 62 into R4

MOV B,#40H ;load 40H into B

MOV DPTR,#4521H ;DPT 4521H
```

Immediate Addressing Mode (cont.)

- DPTR can also be accessed as two 8bit registers
 - The high byte DPH and low byte DPL

```
MOV DPTR,#2550H
is the same as:
MOV DPL,#50H
MOV DPH,#25H
```

MOV DPTR, #68975 ;illegal!! value > 65535 (FFFFFH)

Immediate Addressing Mode (cont.)

 We can use EQU directive to access immediate data

```
COUNT EQU 30
... ...
MOV R4, #COUNT ; R4=1E(30=1EH)
MOV DPTR, #MYDATA ; DPTR=200H

ORG 200H

MYDATA: DB "America"
```

 We can also use immediate addressing mode to send data to 8051 ports
 MOV P1, #55H

Register Addressing Mode

Use registers to hold the data to be manipulated

```
MOV A,R0 ;copy the contents of R0 into A
MOV R2,A ;copy the contents of A into R2
ADD A,R5 ;add the contents of R5 to contents of A
ADD A,R7 ;add the contents of R7 to contents of A
MOV R6,A ;save accumulator in R6
```

- The source and destination registers must match in size
 - MOV DPTR,A will give an error

Register Addressing Mode (cont.)

```
MOV DPTR, #25F5H
MOV R7, DPL
MOV R6, DPH
```

- The movement of data between Rn registers is not allowed
 - MOV R4, R7 is invalid

Direct Addressing Mode

- Direct addressing mode to access RAM locations 30 – 7FH
- The entire 128 bytes of RAM

```
MOV R0,40H ;save content of RAM location 40H in R0
MOV 56H,A ;save content of A in RAM location 56H
MOV R4,7FH ;move contents of RAM location 7FH to R4

MOV A,4 ;is same as
MOV A,R4 ;which means copy R4 into A

MOV A,7 ;is same as
MOV A,R7 ;which means copy R7 into A
```

Direct Addressing Mode (cont.)

```
MOV A,2 ; is the same as
MOV A,R2 ; which means copy R2 into A

MOV A,O ; is the same as
MOV A,RO ; which means copy R0 into A
```

 Contrast this with immediate addressing mode there is no "#" sign in the operand

SFR Registers and Their Addresses

- The SFR (Special Function Register) can be accessed by their names or by their addresses
 - The SFR registers have addresses between 80H and FFH
 - Not all the address space of 80 to FF is used by SFR
 - The unused locations 80H to FFH are reserved and must not be used by the 8051 programmer

```
MOV 0E0H, #55H ; is the same as
MOV A, \#55H; which means load 55H into A (A=55H)
MOV 0F0H,#25H ; is the same as
MOV B,#25H
              ;which means load 25H into B (B=25H)
MOV 0E0H,R2
              ; is the same as
MOV A,R2
              ; which means copy R2 into A
MOV 0F0H,R0
              ; is the same as
MOV B,R0
              ; which means copy R0 into B
MOV P1, A
              ; is the same as
MOV 90H,A
              ; which means copy reg A to P1
```

Table 5-1: 8051 Special Function Register (SFR) Addresses

Symbol	Name	Address
ACC*	Accumulator	0E0H
B*	B register	0F0H
PSW*	Program status word	0D0H
SP	Stack pointer	81H
DPTR	Data pointer 2 bytes	
DPL	Low byte	82H
DPH	High byte	83H
P0*	Port 0	80H
P1*	Port 1	90H
P2*	Port 2	0A0H
P3*	Port 3	0B0H
IP*	Interrupt priority control	0B8H
IE*	Interrupt enable control	0A8H

TMOD	Timer/counter mode control	89H
TCON*	Timer/counter control	88H
T2CON*	Timer/counter 2 control	0C8H
T2MOD	Timer/counter mode control	0C9H
TH0	Timer/counter 0 high byte	8CH
TL0	Timer/counter 0 low byte	8AH
TH1	Timer/counter 1 high byte	8DH
TL1	Timer/counter 1 low byte	8BH
TH2	Timer/counter 2 high byte	0CDH
TL2	Timer/counter 2 low byte	0CCH
RCAP2H	T/C 2 capture register high byte	0CBH
RCAP2L	T/C 2 capture register low byte	0CAH
SCON*	Serial control	98H
SBUF	Serial data buffer	99H
PCON	Power control	87H
± T024 - 1.1	1.1 _	

^{*} Bit-addressable

Example 5-1

Write code to send 55H to ports P1 and P2, using (a) their names, (b) their addresses.

Solution:

```
(a) MOV A, #55H ; A=55H

MOV P1, A ; P1=55H

MOV P2, A ; P2=55H
```

(b) From Table 5-1, P1 address = 90H; P2 address = A0H MOV A, #55H ; A=55H MOV 90H, A ; P1=55H MOV 0A0H, A ; P2=55H

Stack and Direct Addressing Mode

- Only direct addressing mode is allowed for pushing or popping the stack
 - PUSH A is invalid
 - Pushing the accumulator onto the stack must

Example 5-2

Show the code to push R5 and A onto the stack and then pop them back them into R2 and B, where B = A and R2 = R5

Solution:

```
PUSH 05 ;push R5 onto stack

PUSH 0E0H ;push register A onto stack

POP 0F0H ;pop top of stack into B

;now register B = register A

POP 02 ;pop top of stack into R2

;now R2=R6
```

Register Indirect Addressing Mode

- A register is used as a pointer to the data
 - Only register R0 and R1 are used for this purpose
 - R2 R7 cannot be used to hold the address of an operand located in RAM
- When RO and R1 hold the addresses of RAM

 NOV A, @RO ; move contents of RAM location whose
 ; address is held by RO into A

 MOV @R1, B ; move contents of B into RAM location
 ; whose address is held by R1

Example 5-3

Write a program to copy the value 55H into RAM memory locations 40H to 45H using

- (a) direct addressing mode,
- (b) register indirect addressing mode without a loop, and
- (c) with a loop.

Solution:

(a)

```
MOV A,#55H ;load A with value 55H
MOV 40H,A ;copy A to RAM location 40H
MOV 41H,A ;copy A to RAM location 41H
MOV 42H,A ;copy A to RAM location 42H
MOV 43H,A ;copy A to RAM location 43H
MOV 44H,A ;copy A to RAM location 44H
```

```
(b)
    MOV A,#55H
                  ;load A with value 55H
    MOV RO,#40H
                  ;load the pointer. R0=40H
    MOV @RO,A
                   ; copy A to RAM location R0 points to
                   ;increment pointer. Now R0=41H
    INC RO
    MOV @RO,A
                   ; copy A to RAM location R0 points to
    INC RO
                   ;increment pointer. Now R0=42H
    MOV @RO,A
                   ; copy A to RAM location R0 points to
    INC RO
                   ;increment pointer. Now R0=43H
    MOV @RO,A
                  ;copy A to RAM location R0 points to
    INC RO
                   ;increment pointer. Now R0=44H
    MOV @RO,A
(c)
      MOV A, #55 ; A=55H
      MOV R0, #40H; load pointer. R0=40H, RAM address
      MOV R2, #05 ;load counter, R2=5
AGAIN: MOV @R0,A ; copy 55H to RAM location R0 points to
      INC R0 ;increment R0 pointer
      DJNZ R2, AGAIN ;loop until counter = zero
```

Register Indirect Addressing Mode (cont.)

- The advantage is that it makes accessing data dynamic rather than static as in direct addressing mode
 - Looping is not possible in direct addressing mode

Example 5-4 Write a program to clear 16 RAM locations starting at RAM address 60H. Solution: CLR Α ;A=0 R1,#60H ;load pointer. R1=60H MOV MOV R7,#16 ;load counter, R7=16 (10 in hex) AGAIN: MOV @R1,A ;clear RAM location R1 points to INC R1;increment R1 pointer ;loop until counter = zero DJNZ R7,AGAIN

Register Indirect Addressing Mode (cont.)

Example 5-5

Write a program to copy a block of 10 bytes of data from RAM locations starting at 35H to RAM locations starting at 60H.

Solution:

```
RO,#35H
                       ;source pointer
         MOV
             R1,#60H
                       ;destination pointer
         MOV
         MOV R3,#10
                       ;counter
BACK:
         MOV
              A,@R0
                        ;get a byte from source
                        ; copy it to destination
         MOV
              @R1,A
                        ;increment source pointer
         INC
              R0
         INC R1
                        ;increment destination pointer
         DJNZ R3,BACK
                        ;keep doing it for all ten bytes
```

Register Indirect Addressing Mode (cont.)

- R0 and R1 are the only registers that can be used for pointers in register indirect addressing mode
 - Since R0 and R1 are 8 bits wide, their use is limited to access any information in the internal RAM
- Whether accessing externally connected RAM or on-chip ROM, we need 16-bit pointer
 - In such case, the DPTR register is used

Indexed Addressing Mode and On-chip ROM Access

- Indexed addressing mode is widely used in accessing data elements of look-up table entries located in the program ROM
 - The instruction used for this purpose is MOVC A,@A+DPTR
 - Use instruction MOVC,
 - "C" means code
 - The contents of A are added to the 16-bit register DPTR to form the 16-bit address of the needed data

Example 5-6 In this progra

In this program, assume that the word "USA" is burned into ROM locations starting at 200H, and that the program is burned into ROM locations starting at 0. Analyze how the program works and state where "USA" is stored after this program is run.

Solution:

```
ORG 0000H
                         ;burn into ROM starting at 0
     MOV DPTR,#200H
                         ;DPTR=200H look-up table address
     CLR A
                         ;clear A(A=0)
                         ; get the char from code space
     MOVC A,@A+DPTR
     MOV RO,A
                         ;save it in RO
                         ;DPTR=201 pointing to next char
     INC DPTR
     CLR A
                         ;clear A(A=0)
     MOVC A,@A+DPTR
                         ;get the next char
     MOV R1,A
                         ; save it in R1
     INC DPTR
                         ;DPTR=202 pointing to next char
     CLR A
                         ;clear A(A=0)
     MOVC A,@A+DPTR
                         ;get the next char
     MOV R2,A
                         ; save it in R2
HERE:SJMP HERE
                         ;stay here
```

```
;Data is burned into code space starting at 200H
ORG 200H
MYDATA: DB "USA"
END ;end of program
```

In the above program ROM locations 200H - 202H have the following contents. 200=('U') 201=('S') 202=('A'') We start with DPTR = 200H, and A = 0. The instruction "MOVC A, @A+DPTR" moves the contents of ROM location 200H (200H + 0 = 200H) to register A. Register A contains 55H, the ASCII value for "U". This is moved to R0. Next, DPTR is incremented to make DPTR = 201H. A is set to 0 again to get the contents of the next ROM location 201H, which holds character "S". After this program is run, we have R0 = 55H, R1 = 53H, and R2 = 41H, the ASCII values for the characters "U", "S" and "A".

Look-up table and the MOVC instruction

Example 5-8

Write a program to get the x value from P1 and send x^2 to P2, continuously.

Solution:

```
ORG 0
        MOV DPTR, #300H ;load look-up table address
        MOV A, #0FFH ; A=FF
        MOV P1,A ; configure P1 as input port
BACK: MOV A, P1
                 ;qet X
        MOVC A,@A+DPTR ;get X squared from table
        MOV P2,A
                 issue it to P2;
        SJMP BACK
                 keep doing it;
            300H
        ORG
XSQR TABLE:
        ^{\mathrm{DB}}
             0.1.4.9.16.25.36.49.64.81
        END
```

Notice that the first instruction could be replaced with "MOV DPTR, #XSQR TABLE"

Indexed Addressing Mode and MOVX

- In many applications, the size of program code does not leave any room to share the 64K-byte code space with data
 - The 8051 has another 64K bytes of memory space set aside exclusively for data storage
 - This data memory space is referred to as external memory and it is accessed only by the MOVX instruction
 - The 8051 has a total of 128K bytes of memory space

RAM Locations 30 – 7FH as Scratch Pad

- In many applications we use RAM locations 30 – 7FH as scratch pad
 - We use R0 R7 of bank 0
 - Leave addresses 8 1FH for stack usage
 - If we need more registers, we simply use RAM locations 30 – 7FH

RAM Locations 30 – 7FH as Scratch Pad (cont.)

Example 5-10

Write a program to toggle P1 a total of 200 times. Use RAM location 32H to hold your counter value instead of registers R0 – R7

Solution:

```
MOV P1,#55H ;P1=55H
MOV 32H,#200 ;load counter value
;into RAM loc 32H
LOP1: CPL P1 ;toggle P1
ACALL DELAY
DJNZ 32H,LOP1 ;repeat 200 times
```

Bit Addresses

- Many microprocessors allow program to access registers and I/O ports in byte size only
 - In many applications we need to check a single bit
- One unique and powerful feature of the 8051 is single-bit operation
 - Single-bit instructions allow the programmer to set, clear, move, and complement individual bits of a port, memory, or register

Bit Addresses (cont.)

- It is registers, RAM, and I/O ports that need to be bit-addressable
- ROM, holding program code for execution, is not bit-addressable

Bit-Addressable RAM

- The bit-addressable RAM location are 20H to 2FH
 - These 16 bytes provide 128 bits of RAM bit-addressability, since 16 × 8 = 128
 - 0 to 127 (in decimal) or 00 to 7FH
 - The first byte of internal RAM location 20H has bit address 0 to 7H
 - The last byte of 2FH has bit address 78H to 7FH
- Internal RAM locations 20-2FH are both byte-addressable and bitaddressable

Bit-Addressable RAM (cont.)

- Bit address 00-7FH belong to RAM byte addresses 20-2FH
- Bit address 80-F7H belong to SFR P0,
 P1, ...
- To avoid confusion regarding the addresses 00 – 7FH
 - The 128 bytes of RAM have the byte addresses of 00 – 7FH can be accessed in byte size using various addressing modes
 - Direct and register-indirect

Bit-Addressable RAM (cont.)

- The 16 bytes of RAM locations 20 2FH have bit address of 00 – 7FH
 - We can use only the single-bit instructions
 - These instructions use only direct addressing mode

Table 5-2: Single-Bit Instructions

Instruction		Function
SETB	bit	Set the bit (bit $= 1$)
CLR	bit	Clear the bit (bit $= 0$)
CPL	bit	Complement the bit (bit = NOT bit)
JВ	bit,target	Jump to target if bit = 1 (jump if bit)
JNB	bit,target	Jump to target if bit $= 0$ (jump if no bit)
JBC	bit,target	Jump to target if bit = 1, clear bit (jump if bit, then clear)




Figure 5-1. 16 Bytes of Internal RAM.

Note: They are both bit- and byte-accessible.

Example 5-11

Find out to which by each of the following bits belongs. Give the address of the RAM byte in hex

- (a) SETB 42H, (b) CLR 67H, (c) CLR 0FH
- (d) SETB 28H, (e) CLR 12, (f) SETB 05

Solution:		D7	D6	D5	D4	D3	D2	D1	D0
		7F	7E	7D	7C	7B	7A	79	78
	2E	77	76	75	74	73	72	71	70
(a) D2 of RAM location 28H	2D	6F	6E	6D	6C	6B	6A	69	68
	2C	67	66	65	64	63	62	61	60
(b) D7 of RAM location 2CH	2B	5F	SE	5D	5C	5B	5A	59	58
	2A	57	56	55	54	53	52	51	50
(c) D7 of RAM location 21H	29	4F	4E	4D	4C	4B	4A	49	48
		47	46	45	44	43	42	41	40
(d) D0 of RAM location 25H	27	3F	3E	3D	3C	3B	ЗА	39	38
(a) 20 of 10 hit focusion 2511		37	36	35	34	33	32	31	30
(e) D4 of RAM location 21H	25	2F	2E	2D	2C	2B	2A	29	28
(c) D4 of RAW location 2111		27	26	25	24	23	22	21	20
(f) D5 of DAM location 2011	23	1E	1E	1D	1C	1B	1A	19	18
(f) D5 of RAM location 20H		17	10	15	14	13	12	11	10
	21	4	0E	0D	OC	ОВ	0A	09	08
	20	07	06	05	04	03	02	01	00

I/O Port Bit Addresses

- While all of the SFR registers are byte-addressable, some are also bitaddressable
 - The P0 P3 are bit addressable
 - We can access either the entire 8 bits or any single bit of I/O ports P0, P1, P2, and P3 without altering the rest
 - When accessing a port in a single-bit manner, we use the syntax SETB X.Y
 - X is the port number P0, P1, P2, or P3
 - Y is the desired bit number from 0 to 7 for data bits D0 to D7
 - ex. SETB P1.5 sets bit 5 of port 1 high

I/O Port Bit Addresses (cont.)

- When code such as SETB P1.0 is assembled, it becomes SETB 90H
- The bit address for I/O ports
 - P0 are 80H to 87H
 - P1 are 90H to 97H
 - P2 are A0H to A7H
 - P3 are B0H to B7H

Single-Bit Addressability of Ports

P0	P1	P2	Р3	Port Bit
P0.0 (80)	P1.0 (90)	P2.0 (A0)	P3.0 (B0)	D0
P0.1	P1.1	P2.1	P3.1	D1
P0.2	P1.2	P2.2	P3.2	D2
P0.3	P1.3	P2.3	P3.3	D3
P0.4	P1.4	P2.4	P3.4	D4
P0.5	P1.5	P2.5	P3.5	D5
P0.6	P1.6	P2.6	P3.6	D6
P0.7 (87)	P1.7 (97)	P2.7 (A7)	P3.7 (B7)	D7

Example 5-12

For each of the following instructions, state to which port the bit belongs. Use Table 5-3.

- (a) SETB 86H (b) CLR 87H (c) SETB 92H (d) SETB
- OA7H


Solution:

- (a) SETB 86H is for SETB P0.6.
- (b) CLR 87H is for CLR P0.7.
- (c) SETB 92H is for SETB P1.2.
- (d) SETB 0A7H is for SETB P2.7.

Registers Bit-Addressability

- Only registers ACC (A), B, PSW, IP, IE, SCON, and TCON are bitaddressable
 - While all I/O ports are bit-addressable
- In PSW register, two bits are set aside for the selection of the register banks
 - Upon RESET, bank 0 is selected
 - We can select any other banks using the

CY	AC		RS1	RS0	OV		Р
----	----	--	-----	-----	----	--	---



Bit addresses 80 – F7H belong to SFR of P0, TCON, P1, SCON, P2, etc

Example 5-13

Write a program to save the accumulator in R7 of bank 2.

Solution:

SETB PSW.4 MOV R7,A

Example 5-14

While there are instructions such as JNC and JC to check the carry flag bit (CY), there are no such instructions for the overflow flag bit (OV). How would you write code to check OV?

Solution:



Example 5-18

While a program to save the status of bit P1.7 on RAM address bit 05.

Solution:

MOV C, P1.7 MOV 05, C

Example 5-15

Write a program to see if the RAM location 37H contains an even value. If so, send it to P2. If not, make it even and then send it to P2.

Solution:

```
MOV A,37H ;load RAM 37H into ACC

JNB ACC.0,YES ;if D0 of ACC 0? If so jump

INC A ;it's odd, make it even

YES: MOV P2,A ;send it to P2
```

Example 5-17

The status of bits P1.2 and P1.3 of I/O port P1 must be saved before they are changed. Write a program to save the status of P1.2 in bit location 06 and the status of P1.3 in bit location 07

Solution:

```
CLR 06 ;clear bit addr. 06
CLR 07 ;clear bit addr. 07
JNB P1.2,OVER ;check P1.2, if 0 then jump
SETB 06 ;if P1.2=1,set bit 06 to 1
OVER: JNB P1.3,NEXT ;check P1.3, if 0 then jump
SETB 07 ;if P1.3=1,set bit 07 to 1
NEXT: ...
```

Using BIT & EQU

- The BIT directive is a widely used directive to assign the bit-addressable I/O and RAM locations
 - Allow a program to assign the I/O or RAM bit at the beginning of the program
 - Making it easier to modify them
- Use the EQU to assign addresses
 - Defined by names, like P1.7 or P2
 - Defined by addresses, like 97H or 0A0H

Example 5-21

An LED is connected to pin P1.7. Write a program to toggle the LED forever.

Solution:

LED	BIT	P1.7	;using BIT directive
HERE:	CPL	LED	toggle LED;
	LCALL	DELAY	;delay
	SJMP	HERE	repeat forever;

Example 5-22

A switch is connected to pin P1.7 and an LED to pin P2.0. Write a program to get the status of the switch and send it to the LED.

Solution:

SW	BIT P1.7	;assign bit
LED	BIT P2.0	;assign bit
HERE:	MOV C,SW	get the bit from the port;
	MOV LED,C	;send the bit to the port
	SJMP HERE	;repeat forever

Example 5-24

A switch is connected to pin P1.7. Write a program to check the status of the switch and make the following decision.

- (a) If SW = 0, send "NO" to P2.
- (b) If SW = 1, send "YES" to P2.

Solution:

SW EQU P1.7 MYDATA EQU P2 HERE: MOV C,SW JC OVER MOV MYDATA, #'N' ;SW=0, send "NO" MOV MYDATA, #'O' SJMP HERE ;SW=1, send "YES" OVER: MOV MYDATA, #'Y'' MOV MYDATA, # 'E' MOV MYDATA, #'S' SJMP HERE END

Extra 128 Byte On-Chip RAM in 8052

- The 8052 has another 128 bytes of on-chip RAM with addresses 80 – FFH
 - It is often called upper memory
 - Use indirect addressing mode, which uses R0 and R1 registers as pointers with values ≥ 80H MOV @R0, A and MOV @R1, A
 - The same address space assigned to the SFRs
 - Use direct addressing mode
 MOV 90H, #55H is the same as MOV P1, #55H

Example 5-27

Assume that the on-chip ROM has a message. Write a program to copy it from code space into the upper memory space starting at address 80H. Also, as you place a byte in upper RAM, give a copy to P0.

Solution:

```
ORG 0
     MOV DPTR, #MYDATA
    MOV R1,#80H ;access the upper memory
B1: CLR A
    MOVC A, @A+DPTR ; copy from code ROM
     MOV @R1,A ;store in upper memory
     MOV PO,A
                     ; give a copy to PO
     JZ EXIT ; exit if last byte
     INC DPTR ;increment DPTR
     INC R1
                     ; increment R1
    SJMP B1
                     ;repeat until last byte
EXIT: SJMP $
                     ;stay here when finished
     ORG 300H
MYDATA: DB "The Promise of World Peace", 0
     END
```