


Interrupt Handling

Interrupt Vector Table

Interrupt	ROM Location (Hex)	Pin	Flag Clearing
Reset	0000	9	Auto
External hardware interrupt 0 (INT0)	0003	P3.2 (12)	Auto
Timer 0 interrupt (TF0)	000B		Auto
External hardware interrupt 1 (INT1)	0013	P3.3 (13)	Auto
Timer 1 interrupt (TF1)	001B		Auto
Serial COM interrupt (RI and TI)	0023		Programmer clears it.



```
ORG 0      ;wake-up ROM reset location
LJMP MAIN  ;bypass interrupt vector table

;---- the wake-up program
ORG 30H
MAIN:
    ....
END
```

IE (Interrupt Enable) Register


D7							D0
EA	--	ET2	ES	ET1	EX1	ET0	EX0

- EA** IE.7 Disables all interrupts. If EA = 0, no interrupt is acknowledged. If EA = 1, each interrupt source is individually enabled or disabled by setting or clearing its enable bit.
- IE.6 Not implemented, reserved for future use.*
- ET2** IE.5 Enables or disables Timer 2 overflow or capture interrupt (8052 only).
- ES** IE.4 Enables or disables the serial port interrupt.
- ET1** IE.3 Enables or disables Timer 1 overflow interrupt.
- EX1** IE.2 Enables or disables external interrupt 1.
- ET0** IE.1 Enables or disables Timer 0 overflow interrupt.
- EX0** IE.0 Enables or disables external interrupt 0.


*User software should not write 1s to reserved bits. These bits may be used in future flash microcontrollers to invoke new features.

TF Interrupt

TF0 Timer 0 Interrupt Vector



TF1 Timer 1 Interrupt Vector




TCON (Timer/Counter) Register (Bit-addressable)

D7				D0			
TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0


TF1	TCON.7	Timer 1 overflow flag. Set by hardware when timer/counter 1 overflows. Cleared by hardware as the processor vectors to the interrupt service routine.
TR1	TCON.6	Timer 1 run control bit. Set/cleared by software to turn timer/counter 1 on/off.
TF0	TCON.5	Timer 0 overflow flag. Set by hardware when timer/counter 0 overflows. Cleared by hardware as the processor vectors to the service routine.
TR0	TCON.4	Timer 0 run control bit. Set/cleared by software to turn timer/counter 0 on/off.
IE1	TCON.3	External interrupt 1 edge flag. Set by CPU when the external interrupt edge (H-to-L transition) is detected. Cleared by CPU when the interrupt is processed. <i>Note:</i> This flag does not latch low-level triggered interrupts.
IT1	TCON.2	Interrupt 1 type control bit. Set/cleared by software to specify falling edge/low-level triggered external interrupt.
IE0	TCON.1	External interrupt 0 edge flag. Set by CPU when external interrupt (H-to-L transition) edge is detected. Cleared by CPU when interrupt is processed. <i>Note:</i> This flag does not latch low-level triggered interrupts.
IT0	TCON.0	Interrupt 0 type control bit. Set/cleared by software to specify falling edge/low-level triggered external interrupt.

Single Interrupt for Both TI and RI



Serial interrupt is invoked by TI or RI flags

Interrupt Priority Register (Bit-addressable)



Priority bit = 1 assigns high priority. Priority bit = 0 assigns low priority.

--	IP.7	Reserved
--	IP.6	Reserved
PT2	IP.5	Timer 2 interrupt priority bit (8052 only)
PS	IP.4	Serial port interrupt priority bit
PT1	IP.3	Timer 1 interrupt priority bit
PX1	IP.2	External interrupt 1 priority bit
PT0	IP.1	Timer 0 interrupt priority bit
PX0	IP.0	External interrupt 0 priority bit

User software should never write 1s to unimplemented bits, since they may be used in future products.

Table 11–2

Interrupt Flag Bits for the 8051/52

Interrupt	Flag	SFR Register Bit
External 0	IE0	TCON.1
External 1	IE1	TCON.3
Timer 0	TF0	TCON.5
Timer 1	TF1	TCON.7
Serial port	T1	SCON.1
Timer 2	TF2	T2CON.7 (AT89C52)
Timer 2	EXF2	T2CON.6 (AT89C52)

8051/52 Interrupt Priority Upon Reset

Highest to Lowest Priority

External Interrupt 0	(INT0)
Timer Interrupt 0	(TF0)
External Interrupt 1	(INT1)
Timer Interrupt 1	(TF1)
Serial Communication	(RI + TI)
Timer 2 (8052 only)	TF2