
Datapath Design

Adapted from Mary Jane Irwin at Penn State University for

Computer Organization and Design, Patterson & Hennessy, © 2005

Clocking Methodologies


- The clocking methodology defines when signals can be read and when they are written
 - An edge-triggered methodology
- Typical execution
 - read contents of state elements
 - send values through combinational logic
 - write results to one or more state elements



- Assumes state elements are written on every clock cycle; if not, need explicit write control signal
 - write occurs only when both the write control is asserted and the clock edge occurs

Fetching Instructions


- Fetching instructions involves
 - reading the instruction from the Instruction Memory
 - updating the PC to hold the address of the next instruction



- PC is updated every cycle, so it does not need an explicit write control signal
- Instruction Memory is read every cycle, so it doesn't need an explicit read control signal

Decoding Instructions


- Decoding instructions involves
 - sending the fetched instruction's opcode and function field bits to the control unit




- reading two values from the Register File
 - Register File addresses are contained in the instruction

Executing R Format Operations

□ R format operations (add, sub, slt, and, or)




- perform the (op and funct) operation on values in rs and rt
- store the result back into the Register File (into location rd)



 The Register File is not written every cycle (e.g. sw), so we need an explicit write control signal for the Register File

Executing Load and Store Operations


- Load and store operations involves
 - compute memory address by adding the base register (read from the Register File during decode) to the 16-bit signed-extended offset field in the instruction
 - store value (read from the Register File during decode) written to the Data Memory
 - load value, read from the Data Memory, written to the Register
 File RegWrite ALU control MemWrite



Executing Branch Operations


- Branch operations involves
 - compare the operands read from the Register File during decode for equality (zero ALU output)

• compute the branch target address by adding the updated PC to the 16-bit signed-extended offset field in the instr



Executing Jump Operations


- Jump operation involves
 - replace the lower 28 bits of the PC with the lower 26 bits of the fetched instruction shifted left by 2 bits



Creating a Single Datapath from the Parts

- Assemble the datapath segments and add control lines and multiplexors as needed
- □ Single cycle design fetch, decode and execute each instructions in one clock cycle
 - no datapath resource can be used more than once per instruction, so some must be duplicated (e.g., separate Instruction Memory and Data Memory, several adders)
 - multiplexors needed at the input of shared elements with control lines to do the selection
 - write signals to control writing to the Register File and Data Memory
- Cycle time is determined by length of the longest path


Control signals for Fetch, Reg, and Memory



What determines the values needed on these control signals?


Adding the Control

- Selecting the operations to perform (ALU, Register File and Memory read/write)
- Controlling the flow of data (multiplexor inputs)




- addr. of register to be written is in one of two places in rt (bits 20-16) for lw; in rd (bits 15-11) for R-type instructions
- offset for beq, lw, and sw always in bits 15-0


Single Cycle Datapath with Control Unit




R-type Instruction Data/Control Flow



Load Word Instruction Data/Control Flow



Branch Instruction Data/Control Flow




Adding the Jump Operation Instr[25-0] Shift 28 32 PC+4[31-28] Add Add **Shift PCSrc** left 2 Jump LUOp, Branch MemRead **Control** MemtoReg Instr[31-26] MemWrite Unit **ALUSrc** RegWrite RegDst ovf Instr[25-21] Read Addr 1 Instruction Address Read Instr[20-16] Register Read Addr 2 Memory zerò Data 1 Data Read File |Memory Read Data Instr[31-0] ALU Address → Write Addr Read Write Data Data 2 Instr[15 Write Data -11] Sign Instr[15-0] **ALU** Extend `32 16 control Instr[5-0]

Fall 2006

810:142 Lectures 3 & 4: Datapath & Control

Single Cycle Disadvantages & Advantages

- Uses the clock cycle inefficiently the clock cycle must be timed to accommodate the slowest instruction
 - especially problematic for more complex instructions like floating point multiply



May be wasteful of area since some functional units (e.g., adders) must be duplicated since they can not be shared during a clock cycle

but

Is simple and easy to understand


Multicycle Datapath Approach

- Let an instruction take more than 1 clock cycle to complete
 - Break up instructions into steps where each step takes a cycle while trying to
 - balance the amount of work to be done in each step
 - restrict each cycle to use only one major functional unit
 - Not every instruction takes the <u>same</u> number of clock cycles
- In addition to faster clock rates, multicycle allows functional units that can be used more than once per instruction as long as they are used on different clock cycles, as a result
 - only need one memory but only one memory access per cycle
 - need only one ALU/adder but only one ALU operation per cycle

Multicycle Datapath Approach, con't

At the end of a cycle

 Store values needed in a later cycle by the current instruction in an internal register (not visible to the programmer). All (except IR) hold data only between a pair of adjacent clock cycles (no write control signal needed)



IR – Instruction Register


A, B – regfile read data registers

MDR – Memory Data Register

ALUout – ALU output register


 Data used by subsequent instructions are stored in programmer visible registers (i.e., register file, PC, or memory)

The Multicycle Datapath with Control Signals




Multicycle Control Unit

- Multicycle datapath control signals are not determined solely by the bits in the instruction
 - e.g., op code bits tell what operation the ALU should be doing, but not what instruction cycle is to be done next
- Must use a finite state machine (FSM) for control
 - a set of states (current state stored in State Register)
 - next state function (determined by current state and the input)
 - output function (determined by current state and the input)



The Five Steps of the Load Instruction




- □ IFetch: Instruction Fetch and Update PC
- Dec: Instruction Decode, Register Read, Sign Extend Offset
- □ Exec: Execute R-type; Calculate Memory Address; Branch Comparison; Branch and Jump Completion
- Mem: Memory Read; Memory Write Completion; Rtype Completion (RegFile write)
- WB: Memory Read Completion (RegFile write)

INSTRUCTIONS TAKE FROM 3 - 5 CYCLES!

Multicycle Advantages & Disadvantages

■ Uses the clock cycle efficiently – the clock cycle is timed to accommodate the slowest instruction step



Multicycle implementations allow functional units to be used more than once per instruction as long as they are used on different clock cycles

but

 Requires additional internal state registers, more muxes, and more complicated (FSM) control

Single Cycle vs. Multiple Cycle Timing

Single Cycle Implementation:

