

### Algorithm 4.1 (Assembler First Pass)

1.  $loc\_cntr := 0$ ; (default value)  
 $pooltab\_ptr := 1$ ;  $POOLTAB[1] := 1$ ;  
 $littab\_ptr := 1$ ;
2. While next statement is not an END statement

(a) If label is present then  
✓  $this\_label :=$  symbol in label field;  
Enter  $(this\_label, loc\_cntr)$  in SYMTAB.

(b) If an LTORG statement then

(i) Process literals  $LITAB[POOLTAB[pooltab\_ptr]] \dots LITAB[littab\_ptr - 1]$  to allocate memory and put the address in the address field. Update  $loc\_cntr$  accordingly.

(ii)  $pooltab\_ptr := pooltab\_ptr + 1$ ;

(iii)  $POOLTAB[pooltab\_ptr] := littab\_ptr$ ;

(c) If a START or ORIGIN statement then  
 $loc\_cntr :=$  value specified in operand field;

✓ (d) If an EQU statement then

(i)  $this\_addr :=$  value of  $\langle address\ spec \rangle$ ;

(ii) Correct the symtab entry for  $this\_label$  to  $(this\_label, this\_addr)$ .

✓ (e) If a declaration statement then

(i)  $code :=$  code of the declaration statement;

(ii)  $size :=$  size of memory area required by DC/DS.

✓ (iii)  $loc\_cntr := loc\_cntr + size$ ;

(iv) Generate IC  $'(DL, code) \dots'$ .

(f) If an imperative statement then

(i)  $code :=$  machine opcode from OPTAB;

(ii)  $loc\_cntr := loc\_cntr +$  instruction length from OPTAB;

(iii) If operand is a literal then

$this\_literal :=$  literal in operand field;

$LITAB[littab\_ptr] := this\_literal$ ;

✓  $littab\_ptr := littab\_ptr + 1$ ;

else (i.e. operand is a symbol)

$this\_entry :=$  SYMTAB entry number of operand;

Generate IC  $'(IS, code)(S, this\_entry)'$ ;

3. (Processing of END statement)

(a) Perform step 2(b).

(b) Generate IC  $'(AD, 02)'$ .

(c) Go to Pass II.

Input to Pass 1 Assembler is the Source Program and all the tables below.

Output will be Intermediate Code, SYNTAB and POOLTAB

PAGE:

DATE:

Source program

Intermediate Code

1	START 200	(AD, 01) (C, 200)	LC
2	MOVER AREG, =5'	(IS, 04) (1) (L, 01)	200
3	MOVEM AREG, A	(IS, 05) (1) (S, 01)	201
4 LOOP	MOVER AREG, A	(IS, 04) (1) (S, 01)	202
5	MOVER CREG, B	(IS, 04) (3) (S, 03)	203
6	ADD CREG, =1'	(IS, 01) (3) (L, 02)	204

Put some Imperative statements

Literal processing after LTORG

Write IC

12 B	BC ANY, NEXT	(IS, 07) (6) (S, 04)	210
13	LTORG	(DL, 01) (C, 5)	211
14	Put any 1 Imperative statement	(DL, 01) (C, 1)	212
		Write IC	213
15 NEXT	SUB AREG, =1'	(IS, 02) (1) (L, 03)	214
16	BC LT, BACK.	(IS, 07) (1) (S, 05)	215
17	LAST STOP.	(IS, 00)	216
18	ORIGIN LOOP+2	(AD, 03) (S, 02)+2	217
19	MULT CREG, B	(IS, 03) (3) (S, 03)	204
20	ORIGIN LAST+1	(AD, 03) (S, 06)+1	217
21 A	DS 1	(DL, 02) (C, 1)	217
22	BACK EQU LOOP	← NO IC →	
23 B	DS 1	(DL, 02) (C, 1)	218
24	END	(AD, 02)	

processing 'literal' after END

C: Constant

L: Literal

S: Symbol

A D (Assembler Directives)

CC (Conditional Codes)

Optab

DL	START 01	LT - 1	(IS)
DC 01	END 02	LE - 2	00 - STOP
DS 02	ORIGIN 03	EQ - 3	01 - ADD
	EQU 04	GT - 4	02 - SUB
	LTORG 05	GE - 5	03 - MULT
		ANY - 6	04 - MOVER
			05 - MOVEM
			06 - CMP.
			07 - BC
			08 DIV
			09 READ
			10 - PRINT

Registers

AREG - 1  
BREG - 2

CREG - 3  
DREG - 4



SYMTAB		LITTAB	
Symbol	Address	Literal	Address
A	217	5	211
LOOP	202	1	212
B	218	1	219
NEXT	214		
BACK	202		
LAST	216		

POOLTAB	
1	1
2	3

Note 1:-

In the OPTAB table please include "length of Instruction" as one of the Column. This will be used for LC processing.

NOTE 2:-

Do Error Handling also:

(Refer Dhanadhe Pg 108).

One more test Case 😊

START 101

READ N

MOVER BREG, ONE

MOVEM BREG, TERM,

~~AGAIN~~ MULT BREG, TERM,

MOVER CREG, TERM

ADD CREG, ONE

MOVEM CREG, TERM

COMP CREG, N

BC LE, AGAIN

DIV BREG, TWO

MOVEM BREG, RESULT

PRINT RESULT

STOP

N DS 1

RESULT DS 1

ONE DC '1'

TERM DS 1

TWO DC '2'

END