

CS 224

Computer

Architecture

Preliminary Lab 4


Kutay Tire


22001787

03.04.2022

a.)

d.)





e.)

- I) writedata corresponds to the output of the RD2 that comes from RF [rt]. However, in R type instructions, the data memory is not used as memwrite is always zero. So, it does not have a function for R type instructions.
- II) writedata read the value in the rt register. However, in the early instructions, rt register isn't used so it does not contain any value. That's why it appears as undefined.
- III) readdata is undefined for most of the times because the above instructions mostly do not use data memory. So, the R type instructions use the result of ALU instead of the data from the memory. As it can be seen, readdata isn't zero when the instruction is 0x8c020050 which is a "lw" instruction. This time, the value from the data memory is needed. However, other than that, the other instructions given in the instruction memory does not use data memory.

- IV) dataadr corresponds to the output of the ALU. However, it is useless in R type instructions as they do not use data memory. However, it is useful for lw instructions.
- V) memwrite becomes 1 when there is need to write to memory. So, in sw instructions it becomes 1.

f.)

```
module alu (input logic [31:0] a, b,  
            input logic [2:0] alucont,  
            output logic [31:0] result,  
            output logic zero);  
  
    always_comb  
        case(alucont)  
            3'b010: result = a + b;  
            3'b110: result = a - b;  
            3'b000: result = a & b;  
            3'b001: result = a | b;  
            3'b110: result = a << b;  
            3'b111: result = (a < b)? 1: 0;  
            default: result = {32{1'bx}};  
        endcase  
    assign zero = (result == 0)? 1'b1: 1'b0;  
endmodule
```

Part 2.)

a.)

For subi

Im [PC]

$RF[rt] \leftarrow RF[rs] - \text{SignExt}(\text{immed})$

$PC \leftarrow PC + 4$


For sracc

Im [PC]

$RF[rd] \leftarrow RF[rs] \gg RF[rt] + RF[rd]$

$PC \leftarrow PC + 4$

b.)



- For the addition of datapath, subi instruction does not need any components as it can be implemented within the ALU. However, for sracc, more components were needed. First of all, another port to read from rd was needed. Then, with the help of an adder, the result of ALU and the result of RF [rd] was added. Finally, this was sent to another multiplexer which has a new select signal from controller.

c.)

Main Decoder

Instruction	Opcode	RegWrite	RegDst	ALUSrc	Branch	MemWrite	MemToReg	ALUOp	Jump	Sracc_sel
R-type	000000	1	1	0	0	0	0	10	0	0
lw	100011	1	0	1	0	0	1	00	0	0
sw	101011	0	X	1	0	1	X	00	0	0
beq	000100	0	X	0	1	0	X	01	0	0
addi	001000	1	0	1	0	0	0	00	0	0
j	000010	0	X	X	X	0	X	XX	1	0
subi	010100	1	0	1	0	0	0	01	0	0
sracc	000000	1	1	0	0	0	0	10	0	1

- For subi instruction, I chose the opcode to be 010100 as it does not conflict with any other opcodes. Also, for sracc, I used 000000 since it can be classified as an R type instruction.

ALU Decoder

ALUOp	Funct	ALUControl
00	X	010 (add)
01	X	110 (subtract)
1X	100000 (add)	010 (add)
1X	100010 (sub)	110 (subtract)
1X	100100 (and)	000 (and)
1X	100101 (or)	001 (or)
1X	101010 (slt)	111 (set less than)
1X	000011(sra)	100(shift right arithmetic)

- I used shift right arithmetic which is 000011 because sracc operation needs shift right. Also, I assigned it to 100 as it was not used.