

M. Tech. 2nd Semester Mini-Project Report

On

Simulation of Combinational Circuits on FPGA

Chinnapareddy Krishna Vamsi

(222CS012)

Guide

Dr. Basavaraj Talawar

Department of Computer science and Engineering,
NITK, Surathkal



DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

NATIONAL INSTITUTE OF TECHNOLOGY KARNATAKA,
SURATHKAL, MANGALORE - 575025

April, 2023

DECLARATION

I hereby declare that the M. Tech. 2nd Semester **Mini-Project** Report entitled **Simulation of Combinational Circuits on FPGA** which is being submitted to the National Institute of Technology Karnataka Surathkal, in partial fulfilment of the requirements for the award of the Degree of **Master of Technology in Computer Science and Engineering** in the department of **Computer Science and Engineering**, is a bonafide report of the work carried out by me. The material contained in this Report has not been submitted to any University or Institution for the award of any degree.

Chinnapareddy Krishna Vamsi

222CS012

Department of Computer Science and Engineering
NITK, Surathkal

Place: NITK, Surathkal.

Date: 12-04-2023

CERTIFICATE

This is to certify that the M. Tech. 2nd Semester **Mini-Project** Report entitled **SIMULATION OF COMBINATIONAL CIRCUITS ON FPGA** submitted by **Chinnapareddy Krishna Vamsi**, (Roll Number: 222CS012) as the record of the work carried out by him/her, is accepted as the M. Tech. 2nd Semester Mini-Project Report submission in partial fulfilment of the requirements for the award of degree of Master of **Master of Technology in Computer Science and Engineering** in the Department of **Computer Science and Engineering**.

Guide

<Dr. Basavaraj Talawar>

Department of Computer Science and Engineering

NITK, Surathkal

Chairman - DPGC

<Dr. Manu Basavaraj>

Department of Computer Science and Engineering

NITK, Surathkal

Abstract

This project focuses on deploying various combinational circuits on an FPGA. The circuits deployed in this project include a full adder, multiplexer, demultiplexer, encoder, and decoder. The aim of this project is to demonstrate the practical application of combinational circuits and to investigate their performance when deployed on an FPGA.

The project methodology involves designing the circuits using Verilog and implementing them on an FPGA board. The circuits are then tested for functionality and performance, including timing and power consumption. The results of this project demonstrate the successful deployment of combinational circuits on an FPGA and highlight the benefits and drawbacks of using FPGA technology for implementing digital circuits.

The findings of this project have implications for the design and implementation of digital circuits, particularly in the context of FPGA technology. This project provides insight into the capabilities and limitations of FPGAs for deploying combinational circuits, and can inform future research and development in this area. Overall, this project demonstrates the feasibility and potential of using FPGAs for implementing digital circuits.

Keywords: combinational circuits, FPGA, Verilog, full adder, multiplexer, demultiplexer, encoder, decoder

Contents

List of Figures	iv
List of Tables	v
1 Introduction	1
2 Introduction to FPGA and its Architecture	2
3 Internal Architecture of FPGA	4
4 Nexys A7 Board	6
5 Implementation	7
5.1 Implementation of Full Adder	7
5.1.1 Verilog Implementation of Full Adder	8
5.2 Implementation of Multiplexer	9
5.2.1 Verilog Implementation of Multiplexer	10
5.3 Implementation of De-Multiplexer	11
5.3.1 Verilog Implementation of DeMultiplexer	12
5.4 Implementation of Encoder	13
5.4.1 Verilog Implementation of Encoder	14
5.5 Implementation of Decoder	15
5.5.1 Verilog Implementation of Decoder	16
6 Conclusion and Future Work	17

List of Figures

1	trading off performance of ASICs vs general-purpose processors	2
2	FPGA Vs ASIC cost analysis	3
3	The basic architecture of an FPGA	4
4	Nexys A7 Board	6
5	Block diagram of Full Adder	7
6	Verilog Implementation of Full Adder	8
7	XDC Implementation of Full Adder	8
8	Block diagram of Multiplexer	9
9	Verilog Implementation of Multiplexer	10
10	XDC Implementation of Multiplexer	10
11	Block diagram of DeMultiplexer	11
12	Verilog Implementation of DeMultiplexer	12
13	XDC Implementation of DeMultiplexer	12
14	Block diagram of Encoder	13
15	Verilog Implementation of Encoder	14
16	XDC Implementation of Encoder	14
17	Block diagram of Decoder	15
18	Verilog Implementation of Decoder	16
19	XDC Implementation of Decoder	16

List of Tables

1	Truth Table for Full Adder	7
2	Truth Table for Multiplexer	9
3	Truth Table for DeMultiplexer	11
4	Truth Table for Encoder	13
5	Truth Table for Decoder	15

1 Introduction

Digital circuits are ubiquitous in modern electronics and are used in a wide range of applications, from simple calculators to complex computing systems. Combinational circuits are an essential component of digital circuits, and are used to perform logic operations on input signals. Combinational circuits include a range of logic gates, such as AND, OR, and NOT gates, as well as more complex circuits such as adders, multiplexers, and encoders.

Field Programmable Gate Arrays (FPGAs) have emerged as a popular technology for implementing digital circuits. FPGAs are highly flexible and can be programmed to implement a wide range of circuits, including combinational circuits. They offer several advantages over traditional application-specific integrated circuits (ASICs), including flexibility, lower development costs, and faster time-to-market.

In this project, we focus on the deployment of combinational circuits on an FPGA. We deploy a range of circuits, including a full adder, multiplexer, demultiplexer, encoder, and decoder, and investigate their performance when implemented on an FPGA. The project methodology involves designing the circuits using Verilog HDL and implementing them on an FPGA board. We then test the circuits for functionality and performance, including timing and power consumption.

This project's outcomes showcase the effective utilization of combinational circuits on an FPGA and outline the advantages and disadvantages of incorporating FPGA technology in the implementation of digital circuits. The results of this study have significant implications for digital circuit design and implementation, especially in the realm of FPGA technology. Ultimately, this project sheds light on the possibilities and constraints of utilizing FPGAs to deploy combinational circuits and highlights their feasibility and potential for implementing digital circuits.

2 Introduction to FPGA and its Architecture

Not so long ago, most software was permanently shipped along with their respective hardware, and there was no way to change it. But as technology matured, manufacturers found ways to update the software with additional features on existing hardware.

Now, imagine a future where hardware updates also become a possibility — wouldn't that be fascinating?

Well, such programmable hardware whose sub-system configurations can be modified even after fabrication, falls under the category of Reconfigurable System. And the most predominant integrated circuit that supports reconfigurable computing is FPGA, an acronym for Field Programmable Gate Array.

FPGA enables you to program product features, adapt to new standards, and reconfigure hardware for specific applications even after the product has been installed in the field — hence the term ‘field-programmable’. Whereas ‘gate arrays’ refer to two-dimensional array of logic gates present in its architecture.

All modern personal computers including desktops, notebooks, smartphones, and tablets, are examples of general-purpose computers. General-purpose computing incorporates ‘Von Neumann’ approach, which states that an instruction fetch and a data operation cannot occur simultaneously. Therefore, being sequential machines, their performance is also limited.



Figure 1: trading off performance of ASICs vs general-purpose processors

On the other hand, we have the Application Specific Integrated Circuits (ASICs) which are customized for a particular task like a digital voice recorder or a high-efficiency Bitcoin miner. An ASIC uses a spatial approach to implement only one application and provides maximum performance. However, it can't be used for the tasks other than those for which it has been originally designed.

Having said that, FPGAs are less energy efficient when compared to ASICs and also not suitable for large volume productions. However, they are reprogrammable and have low NRE costs when compared to an ASIC.

You see, ASICs and FPGAs have different value propositions. Most device manufacturers typically prefer FPGAs for prototyping and ASICs for very large production volumes.




Figure 2: FPGA Vs ASIC cost analysis

FPGAs used to be chosen for lower speed and complex designs in the past, but nowadays FPGAs can easily surpass the 500 MHz performance benchmark.

3 Internal Architecture of FPGA

In 1985, a semiconductor manufacturing company named Xilinx invented the first commercially viable FPGA — XC2064. Another company Altera, which was acquired by Intel in 2015, also pushed the boundaries and drove this market forward along with Xilinx.

FPGA emerged from relatively simpler technologies such as programmable read-only memory (PROM) and programmable logic devices (PLDs) like PAL, PLA, or Complex PLD (CPLD).

It consists of three main parts:

- Configurable Logic Blocks — which implement logic functions.
- Programmable Interconnects — which implement routing.
- Programmable I/O Blocks — which connect with external components.




Figure 3: The basic architecture of an FPGA

Logic blocks implement the logical functions required by the design and consist of various components such as transistor pairs, look-up tables (LUTs), flip flops, and multiplexers.

You can think of logic blocks as separate modules like lego blocks which can operate in parallel. Unlike a lego block, a logic block is configurable i.e. its internal state can be controlled and you can hook these together by programming the interconnects in order to build something meaningful. This hierarchy of programmable interconnection is used for allocating resources among configurable logic blocks (CLBs); where routing paths contain wire segments of varying lengths that can be connected via anti-fuse or memory-based techniques.

Each CLB is tied to a switch matrix to access the general routing structure. The switch matrix provides programmable multiplexers, which are used to select the signals in a given routing channel and thereby connect vertical and horizontal lines. Lastly, the I/O blocks (IOBs) are used to interface the CLBs and routing architecture to the external components.

In earlier FPGAs, there was no processor to run any software; hence implementing an application implied designing the circuit from scratch. So, we could have configured an FPGA to be as simple as an OR gate or as complex as the multi-core processor. But we have come a long way since XC2064 and the basic FPGA architecture has developed through the addition of more specialized programmable function blocks like ALUs, block RAM, multiplexers, DSP-48, and microprocessors.

4 Nexys A7 Board

The Nexys A7 board is a complete, ready-to-use digital circuit development platform based on the latest Artix-7™ Field Programmable Gate Array (FPGA) from Xilinx®. With its large, high-capacity FPGA, generous external memories, and collection of USB, Ethernet, and other ports, the Nexys A7 can host designs ranging from introductory combinational circuits to powerful embedded processors. Several built-in peripherals, including an accelerometer, temperature sensor, MEMs digital microphone, a speaker amplifier, and several I/O devices allow the Nexys A7 to be used for a wide range of designs without needing any other components.

Features:

- 4,860 Kbits of fast block RAM (*2,700 Kbits)
- 128MiB DDR2
- microSD card slot
- 16 Switches
- 16 LEDs
- Two RGB LEDs
- Two 4-digit 7-segment displays




Figure 4: Nexys A7 Board

5 Implementation

5.1 Implementation of Full Adder

Full Adder is the adder that adds three inputs and produces two outputs. The first two inputs are A and B and the third input is an input carry as C-IN. The output carry is designated as C-OUT and the normal output is designated as S which is SUM. A full adder logic is designed in such a manner that can take eight inputs together to create a byte-wide adder and cascade the carry bit from one adder to another. we use a full adder because when a carry-in bit is available, another 1-bit adder must be used since a 1-bit half-adder does not take a carry-in bit. A 1-bit full adder adds three operands and generates 2-bit results.




Figure 5: Block diagram of Full Adder

A	B	C _{in}	S	C _{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Table 1: Truth Table for Full Adder

5.1.1 Verilog Implementation of Full Adder

The screenshot shows the Vivado 2021.1 interface with the project `project_1` open. The left sidebar has sections for Flow Navigator, RTL ANALYSIS, SYNTHESIS, IMPLEMENTATION, and PROGRAM AND DEBUG. In the center, there are two tabs: `Full.v` and `Full.xdc`. The `Full.v` tab contains the Verilog code for a full adder:

```

`timescale 1ns / 1ps
// Create Date: 04/08/2023 07:59:03 PM
// Design Name: Full
// Module Name: Full
// Project Name: Full
// Target Devices: 
// Tool Versions: 
// Description: 
// Dependencies: 
// Revision: 
// Revision 0.01 - File Created
// Additional Comments: 
module fulladder ( input [3:0] a,
                    input [3:0] b,
                    input c_in,
                    output c_out,
                    output [3:0] sum);
    assign {c_out, sum} = a + b + c_in;
endmodule

```

The `Full.xdc` tab contains XDC constraints:

```

## package_pins
set_property -dict { PACKAGE_PIN J15 IOSTANDARD LVCMOS33 } [get_ports { a[0] }]; #ID_L24N_T3_P5B_15 Sch=su{8}
set_property -dict { PACKAGE_PIN L16 IOSTANDARD LVCMOS33 } [get_ports { a[1] }]; #ID_L3N_T6_D0S_EMCCLK_14 Sch=su{1}
set_property -dict { PACKAGE_PIN M13 IOSTANDARD LVCMOS33 } [get_ports { a[2] }]; #ID_L6N_T6_D0B_VREF_14 Sch=su{2}
set_property -dict { PACKAGE_PIN R15 IOSTANDARD LVCMOS33 } [get_ports { a[3] }]; #ID_L3N_T2_MRCC_14 Sch=su{3}
set_property -dict { PACKAGE_PIN T18 IOSTANDARD LVCMOS33 } [get_ports { b[0] }]; #ID_L12P_T2_MRCC_14 Sch=su{4}
set_property -dict { PACKAGE_PIN T19 IOSTANDARD LVCMOS33 } [get_ports { b[1] }]; #ID_L12N_T2_MRCC_14 Sch=su{5}
set_property -dict { PACKAGE_PIN U08 IOSTANDARD LVCMOS33 } [get_ports { b[2] }]; #ID_L17N_T2_A13_D29_14 Sch=su{6}
set_property -dict { PACKAGE_PIN R03 IOSTANDARD LVCMOS33 } [get_ports { b[3] }]; #ID_L5N_T6_D07_14 Sch=su{7}
set_property -dict { PACKAGE_PIN T08 IOSTANDARD LVCMOS18 } [get_ports { c_in }]; #ID_L24N_T3_34 Sch=su{8}
## LEDs
set_property -dict { PACKAGE_PIN H17 IOSTANDARD LVCMOS33 } [get_ports { sum[0] }]; #ID_L18P_T2_A25_15 Sch=led{8}
set_property -dict { PACKAGE_PIN K15 IOSTANDARD LVCMOS33 } [get_ports { sum[1] }]; #ID_L24P_T3_P51_15 Sch=led{11}
set_property -dict { PACKAGE_PIN J13 IOSTANDARD LVCMOS33 } [get_ports { sum[2] }]; #ID_L17W_T2_A25_15 Sch=led{2}
set_property -dict { PACKAGE_PIN N14 IOSTANDARD LVCMOS33 } [get_ports { sum[3] }]; #ID_L6P_T2_D11_14 Sch=led{3}
set_property -dict { PACKAGE_PIN R08 IOSTANDARD LVCMOS33 } [get_ports { c_out }]; #ID_L17P_T1_D09_14 Sch=led{4}

```

Figure 6: Verilog Implementation of Full Adder

The screenshot shows the Vivado 2021.1 interface with the project `project_1` open. The left sidebar has sections for Flow Navigator, RTL ANALYSIS, SYNTHESIS, IMPLEMENTATION, and PROGRAM AND DEBUG. In the center, there are two tabs: `Full.v` and `Full.xdc`. The `Full.v` tab contains the same Verilog code as Figure 6.

Figure 7: XDC Implementation of Full Adder

5.2 Implementation of Multiplexer

It quite often happens, in the design of large-scale digital systems, that a single line is required to carry two or more different digital signals. Of course, only one signal at a time can be placed on the one line. What is required is a device that will allow us to select, at different instants, the signal we wish to place on this common line. Such a circuit is referred to as a Multiplexer. A multiplexer performs the function of selecting the input on any one of 'n' input lines and feeding this input to one output line.

Multiplexers are used as one method of reducing the number of integrated circuit packages required by a particular circuit design. This in turn reduces the cost of the system.

Assume that we have four lines, C0, C1, C2 and C3, which are to be multiplexed on a single line, Output (f). The four input lines are also known as the Data Inputs. Since there are four inputs, we will need two additional inputs to the multiplexer, known as the Select Inputs, to select which of the C inputs is to appear at the output. Call these select lines A and B. The gate implementation of a 4-line to 1-line multiplexer is shown below:




Figure 8: Block diagram of Multiplexer

S	D ₀	Y
0	I ₀	D ₀
1	I ₁	D ₁

Table 2: Truth Table for Multiplexer

5.2.1 Verilog Implementation of Multiplexer

```

MUX - [/home/cs012_222/MUX/MUX.xpr] - Vivado 2021.1

File Edit Flow Tools Reports Window Layout View Help | Qt Quick Access
Dashboard

Flow Navigator
RTL ANALYSIS
SYNTHESIS
IMPLEMENTATION
PROGRAM AND DEBUG

HARDWARE MANAGER - localhost/kilinx_tcf/Digilent/210292B4061FA
There are no debug cores. Program device Refresh device

MUX.v x MUX.xdc x
/home/cs012_222/MUX/MUX.srcs/sources_1/new/MUX.v

1: //timescale 1ns / 1ps
2: ///////////////////////////////////////////////////////////////////
3: // Company:
4: // Engineer:
5: //
6: // Create Date: 04/08/2023 09:34:41 PM
7: // Design Name: MUX
8: // Module Name: MUX
9: // Project Name:
10: // Target Device:
11: // Tool Versions:
12: // Description:
13: //
14: // Dependencies:
15: //
16: // Revision:
17: // Revision 0.01 - File Created
18: // Additional Comments:
19: //
20: ///////////////////////////////////////////////////////////////////
21:
22:
23: module MUX(in1, in2, select, out);
24:
25: // define input port
26: input in1, in2, select;
27:
28: // define the output port
29: output out;
30:
31: // assign one of the inputs to the output based upon select line input
32: assign out = select ? in2 : in1;
33:
34: endmodule
35:

```

Figure 9: Verilog Implementation of Multiplexer

```

MUX - [/home/cs012_222/MUX/MUX.xpr] - Vivado 2021.1

File Edit Flow Tools Reports Window Layout View Help | Qt Quick Access
Dashboard

Flow Navigator
RTL ANALYSIS
SYNTHESIS
IMPLEMENTATION
PROGRAM AND DEBUG

HARDWARE MANAGER - localhost/kilinx_tcf/Digilent/210292B4061FA
There are no debug cores. Program device Refresh device

MUX.v x MUX.xdc x
/home/cs012_222/MUX/MUX.srcs/constrs_1/new/MUX.xdc

1: ##Switches
2: set_property -dict { PACKAGE_PIN J15 IOSTANDARD LVCMOS33 } [get_ports { in1 }]; #IO_L24W_T3_R3P_15_Sch=s[0]
3: set_property -dict { PACKAGE_PIN L16 IOSTANDARD LVCMOS33 } [get_ports { in2 }]; #IO_L2W_T9_D0S_EMCLK_14_Sch=s[1]
4: set_property -dict { PACKAGE_PIN M13 IOSTANDARD LVCMOS33 } [get_ports { select }]; #IO_L10_T9_D0B_VREF_14_Sch=s[2]
5:
6: ##LEDs
7: set_property -dict { PACKAGE_PIN H17 IOSTANDARD LVCMOS33 } [get_ports { out }]; #IO_L18P_T2_A24_15_Sch=led[0]


```

Figure 10: XDC Implementation of Multiplexer

5.3 Implementation of De-Multiplexer

Demultiplexer is a data distributor which takes a single input and gives several outputs. In demultiplexer we have 1 input and 2^n output lines where n is the selection line. It works on one to many operational principle. In time division Multiplexing, demultiplexer is used at the receiver end




Figure 11: Block diagram of DeMultiplexer

D	$S = 0$	$S = 1$
0	0	0
1	1	0

Table 3: Truth Table for DeMultiplexer

5.3.1 Verilog Implementation of DeMultiplexer

```

DEMUX - [/home/cs012_222/DEMUX/DEMUX.xpr] - Vivado 2021.1
File Edit Flow Tools Reports Window Layout View Help | Qt Quick Access
PROJECT MANAGER - DEMUX
DEMUX.v x | DEMUX.xdc x |
/home/cs012_222/DEMUX/DEMUX.srsc/sources_1/new/DEMUX.v
Source File Properties
1: `timescale 1ns / 1ps
2: ///////////////////////////////////////////////////////////////////
3: // Company:
4: // Engineer:
5: //
6: // Create Date: 04/06/2023 18:04:33 PM
7: // Design Name:
8: // Module Name: DEMUX
9: // Project Name:
10: // Target Devices:
11: // Tool Versions:
12: // Description:
13: //
14: // Dependencies:
15: //
16: // Revision:
17: // Revision 0.01 - File Created
18: //
19: //
20: ///////////////////////////////////////////////////////////////////
21:
22:
23: module DEMUX(input s,
24:               input d,
25:               output y0,
26:               output y1);
27:
28:   not(s, s);
29:   and(y0, s, d);
30:   and(y1, s, d);
31: endmodule
32:

```

Figure 12: Verilog Implementation of DeMultiplexer

```

DEMUX - [/home/cs012_222/DEMUX/DEMUX.xpr] - Vivado 2021.1
File Edit Flow Tools Reports Window Layout View Help | Qt Quick Access
PROJECT MANAGER - DEMUX
DEMUX.v x | DEMUX.xdc x |
/home/cs012_222/DEMUX/DEMUX.srsc/constrs_1/new/DEMUX.xdc
Source File Properties
1: #Swtches
2: set_property -dict { PACKAGE_PIN J15 IOSTANDARD LVCMOS33 } [get_ports { d }]; #IO_L24N_T3_R50_15 Sch=sW{0}
3: set_property -dict { PACKAGE_PIN L16 IOSTANDARD LVCMOS33 } [get_ports { s }]; #IO_L39_N70_QVS_EMCCLK_14 Sch=sW{1}
4:
5: ## LED
6: set_property -dict { PACKAGE_PIN H17 IOSTANDARD LVCMOS33 } [get_ports { y0 }]; #IO_L18P_T2_A24_15 Sch=led{0}
7: set_property -dict { PACKAGE_PIN K15 IOSTANDARD LVCMOS33 } [get_ports { y1 }]; #IO_L24P_T3_R51_15 Sch=led{1}

```

Figure 13: XDC Implementation of DeMultiplexer

5.4 Implementation of Encoder

An encoder is a digital circuit that converts a set of binary inputs into a unique binary code. The binary code represents the position of the input and is used to identify the specific input that is active. Encoders are commonly used in digital systems to convert a parallel set of inputs into a serial code.




Figure 14: Block diagram of Encoder

A	B	C	D_0	D_1	D_2
0	0	0	1	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	0	0	0
1	0	0	0	0	0
1	0	1	0	0	0
1	1	0	0	0	0
1	1	1	0	0	0

Table 4: Truth Table for Encoder

5.4.1 Verilog Implementation of Encoder

```

Encoder - [/home/cs012_222/Encoder/Encoder.xpr] - Vivado 2021.1

File Edit Flow Tools Reports Window Layout View Help | Qt Quick Access
Dashboard

Flow Navigator HARDWARE MANAGER - localhost/kilinx_tcf/Digilent/210292B4061FA
There are no debug cores. Program device Refresh device

Encoder.v x Encoder.xdc x

Hardware Device Properties

Encoder.v // Revision: 0.01 - File Created
// Additional Comments:
////////////////////////////////////////////////////////////////
module Encoder(en,i,y);
    input [7:0];
    output reg [2:0];
    always @ (en,i)
    begin
        if(en==1)
            begin
                // priority encoder
                // if condition to choose
                // output based on priority.
                if(i[7]==1) y=3'b10;
                else if(i[6]==1) y=3'b11;
                else if(i[5]==1) y=3'b01;
                else if(i[4]==1) y=3'b00;
                else if(i[3]==1) y=3'b01;
                else if(i[2]==1) y=3'b00;
                else if(i[1]==1) y=3'b01;
                else
                    y=3'b00;
            end
        end
        // if enable is zero, there is
        // an high impedance value.
        else y=3'bzzz;
    end
endmodule

```

Figure 15: Verilog Implementation of Encoder

```

Encoder - [/home/cs012_222/Encoder/Encoder.xpr] - Vivado 2021.1

File Edit Flow Tools Reports Window Layout View Help | Qt Quick Access
Dashboard

Flow Navigator HARDWARE MANAGER - localhost/kilinx_tcf/Digilent/210292B4061FA
There are no debug cores. Program device Refresh device

Encoder.v x Encoder.xdc x

Hardware Device Properties

Encoder.xdc // Revision: 0.01 - File Created
// Additional Comments:
#\$cches
set_property -dict { PACKAGE_PIN J15 IOSTANDARD LVCMS33 } {get_ports { i[0] }; #IO_L24N_T3_P58_15 Sch=sow[0]
3 set_property -dict { PACKAGE_PIN J16 IOSTANDARD LVCMS33 } {get_ports { i[1] }; #IO_L3N_T0_D05_EMCLC_14 Sch=sow[1]
4 set_property -dict { PACKAGE_PIN M13 IOSTANDARD LVCMS33 } {get_ports { i[2] }; #IO_L0N_T0_D08_VREF_14 Sch=sow[2]
5 set_property -dict { PACKAGE_PIN R05 IOSTANDARD LVCMS33 } {get_ports { i[3] }; #IO_L3N_T2_MRCC_14 Sch=sow[3]
6 set_property -dict { PACKAGE_PIN R06 IOSTANDARD LVCMS33 } {get_ports { i[4] }; #IO_L12N_T2_MRCC_14 Sch=sow[4]
7 set_property -dict { PACKAGE_PIN T08 IOSTANDARD LVCMS33 } {get_ports { i[5] }; #IO_L12N_T2_MRCC_14 Sch=sow[5]
8 set_property -dict { PACKAGE_PIN U08 IOSTANDARD LVCMS33 } {get_ports { i[6] }; #IO_L17N_T2_A13_029_34 Sch=sow[6]
9 set_property -dict { PACKAGE_PIN R03 IOSTANDARD LVCMS33 } {get_ports { i[7] }; #IO_L5N_T0_D07_14 Sch=sow[7]
10 set_property -dict { PACKAGE_PIN T08 IOSTANDARD LVCMS33 } {get_ports { en }; #IO_L24N_T3_34 Sch=sow[8]
11
12
## LEDs
13 set_property -dict { PACKAGE_PIN H07 IOSTANDARD LVCMS33 } {get_ports { y[0] }; #IO_L10P_T2_A24_15 Sch=led[0]
14 set_property -dict { PACKAGE_PIN K15 IOSTANDARD LVCMS33 } {get_ports { y[1] }; #IO_L24P_T2_B51_15 Sch=led[1]
15 set_property -dict { PACKAGE_PIN J13 IOSTANDARD LVCMS33 } {get_ports { y[2] }; #IO_L17N_T2_A25_15 Sch=led[2]
16
```

Figure 16: XDC Implementation of Encoder

5.5 Implementation of Decoder

A binary decoder is a digital circuit that converts a binary code into a set of outputs. The binary code represents the position of the desired output and is used to select the specific output that is active. Binary decoders are the inverse of encoders and are commonly used in digital systems to convert a serial code into a parallel set of outputs.




Figure 17: Block diagram of Decoder

A	B	D_0	D_1	D_2	D_3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

Table 5: Truth Table for Decoder

5.5.1 Verilog Implementation of Decoder

```

Decoder - [/home/cs012_222/Decoder/Decoder.xpr] - Vivado 2021.1
File Edit Flow Tools Reports Window Layout View Help | Qt Quick Access
Dashboard
Flow Navigator
RTL ANALYSIS
SYNTHESIS
IMPLEMENTATION
PROGRAM AND DEBUG
Hardware Manager
Decoder.v x Decoder.xdc x
/home/cs012_222/Decoder/Decoder.scrs/sources_1/new/Decoder.v
12: // Description:
13: // Dependencies:
14: // Revision:
15: // Revision 0.01 - File Created
16: // Additional Comments:
17: ///////////////////////////////////////////////////////////////////
18: module Decoder(en,a,b,y);
19:   // input port
20:   input en,a,b;
21:   // use reg to store the output value
22:   output reg [3:0]y;
23:   // always is used in design block
24:   // only in Behavioural modeling.
25:   always @ (en,a,b)
26:     begin
27:       // using condition if statement
28:       // implement the 2-4 truth table
29:       if(en==0)
30:         begin
31:           if(a==1'b0 & b==1'b0) y<=4'b110;
32:           else if(a==1'b0 & b==1'b1) y<=4'b101;
33:           else if(a==1'b1 & b==1'b0) y<=4'b011;
34:           else if(a==1'b1 & b==1'b1) y<=4'b010;
35:           else y<=4'bxxxx;
36:         end
37:       else
38:         begin
39:           if(a==1'b0 & b==1'b0) y<=4'b111;
40:           else if(a==1'b0 & b==1'b1) y<=4'b100;
41:           else if(a==1'b1 & b==1'b0) y<=4'b011;
42:           else y<=4'b1111;
43:         end
44:       end
45:     end
46:   endmodule

```

Figure 18: Verilog Implementation of Decoder

```

Decoder - [/home/cs012_222/Decoder/Decoder.xpr] - Vivado 2021.1
File Edit Flow Tools Reports Window Layout View Help | Qt Quick Access
Dashboard
Flow Navigator
RTL ANALYSIS
SYNTHESIS
IMPLEMENTATION
PROGRAM AND DEBUG
Hardware Manager
Decoder.v x Decoder.xdc x
/home/cs012_222/Decoder/Decoder.scrs/constrs_1/new/Decoder.xdc
1: #\${
2: set_property -dict { PACKAGE_PIN J15 IOSTANDARD LVCMOS33 } [get_ports { a }];
3: set_property -dict { PACKAGE_PIN L16 IOSTANDARD LVCMOS33 } [get_ports { b }];
4: set_property -dict { PACKAGE_PIN M13 IOSTANDARD LVCMOS33 } [get_ports { en }];
5: ;
6: ## LEDS
7: set_property -dict { PACKAGE_PIN H27 IOSTANDARD LVCMOS33 } [get_ports { y[0] }];
8: set_property -dict { PACKAGE_PIN K15 IOSTANDARD LVCMOS33 } [get_ports { y[1] }];
9: set_property -dict { PACKAGE_PIN J13 IOSTANDARD LVCMOS33 } [get_ports { y[2] }];
10: set_property -dict { PACKAGE_PIN N14 IOSTANDARD LVCMOS33 } [get_ports { y[3] }];
11: set_property -dict { PACKAGE_PIN T2 A24_15 Sch=sled[0]
12: ;
13: ;
14: ;
15: ;
16: ;
17: ;
18: ;
19: ;
20: ;
21: ;
22: ;
23: ;
24: ;
25: ;
26: ;
27: ;
28: ;
29: ;
30: ;
31: ;
32: ;
33: ;
34: ;
35: ;
36: ;
37: ;
38: ;
39: ;
40: ;
41: ;
42: ;
43: ;
44: ;
45: ;
46: ;
47: ;
48: ;
49: ;
50: ;
51: ;
52: ;
53: ;
54: ;
55: ;
56: ;
57: ;
58: ;
59: ;
60: ;
61: ;
62: ;
63: ;
64: ;
65: ;
66: ;
67: ;
68: ;
69: ;
70: ;
71: ;
72: ;
73: ;
74: ;
75: ;
76: ;
77: ;
78: ;
79: ;
80: ;
81: ;
82: ;
83: ;
84: ;
85: ;
86: ;
87: ;
88: ;
89: ;
90: ;
91: ;
92: ;
93: ;
94: ;
95: ;
96: ;
97: ;
98: ;
99: ;
100: ;
101: ;
102: ;
103: ;
104: ;
105: ;
106: ;
107: ;
108: ;
109: ;
110: ;
111: ;
112: ;
113: ;
114: ;
115: ;
116: ;
117: ;
118: ;
119: ;
120: ;
121: ;
122: ;
123: ;
124: ;
125: ;
126: ;
127: ;
128: ;
129: ;
130: ;
131: ;
132: ;
133: ;
134: ;
135: ;
136: ;
137: ;
138: ;
139: ;
140: ;
141: ;
142: ;
143: ;
144: ;
145: ;
146: ;
147: ;
148: ;
149: ;
150: ;
151: ;
152: ;
153: ;
154: ;
155: ;
156: ;
157: ;
158: ;
159: ;
160: ;
161: ;
162: ;
163: ;
164: ;
165: ;
166: ;
167: ;
168: ;
169: ;
170: ;
171: ;
172: ;
173: ;
174: ;
175: ;
176: ;
177: ;
178: ;
179: ;
180: ;
181: ;
182: ;
183: ;
184: ;
185: ;
186: ;
187: ;
188: ;
189: ;
190: ;
191: ;
192: ;
193: ;
194: ;
195: ;
196: ;
197: ;
198: ;
199: ;
200: ;
201: ;
202: ;
203: ;
204: ;
205: ;
206: ;
207: ;
208: ;
209: ;
210: ;
211: ;
212: ;
213: ;
214: ;
215: ;
216: ;
217: ;
218: ;
219: ;
220: ;
221: ;
222: ;
223: ;
224: ;
225: ;
226: ;
227: ;
228: ;
229: ;
230: ;
231: ;
232: ;
233: ;
234: ;
235: ;
236: ;
237: ;
238: ;
239: ;
240: ;
241: ;
242: ;
243: ;
244: ;
245: ;
246: ;
247: ;
248: ;
249: ;
250: ;
251: ;
252: ;
253: ;
254: ;
255: ;
256: ;
257: ;
258: ;
259: ;
260: ;
261: ;
262: ;
263: ;
264: ;
265: ;
266: ;
267: ;
268: ;
269: ;
270: ;
271: ;
272: ;
273: ;
274: ;
275: ;
276: ;
277: ;
278: ;
279: ;
280: ;
281: ;
282: ;
283: ;
284: ;
285: ;
286: ;
287: ;
288: ;
289: ;
290: ;
291: ;
292: ;
293: ;
294: ;
295: ;
296: ;
297: ;
298: ;
299: ;
300: ;
311: ;
312: ;
313: ;
314: ;
315: ;
316: ;
317: ;
318: ;
319: ;
320: ;
321: ;
322: ;
323: ;
324: ;
325: ;
326: ;
327: ;
328: ;
329: ;
330: ;
331: ;
332: ;
333: ;
334: ;
335: ;
336: ;
337: ;
338: ;
339: ;
340: ;
341: ;
342: ;
343: ;
344: ;
345: ;
346: ;
347: ;
348: ;
349: ;
350: ;
351: ;
352: ;
353: ;
354: ;
355: ;
356: ;
357: ;
358: ;
359: ;
360: ;
361: ;
362: ;
363: ;
364: ;
365: ;
366: ;
367: ;
368: ;
369: ;
370: ;
371: ;
372: ;
373: ;
374: ;
375: ;
376: ;
377: ;
378: ;
379: ;
380: ;
381: ;
382: ;
383: ;
384: ;
385: ;
386: ;
387: ;
388: ;
389: ;
390: ;
391: ;
392: ;
393: ;
394: ;
395: ;
396: ;
397: ;
398: ;
399: ;
400: ;
401: ;
402: ;
403: ;
404: ;
405: ;
406: ;
407: ;
408: ;
409: ;
410: ;
411: ;
412: ;
413: ;
414: ;
415: ;
416: ;
417: ;
418: ;
419: ;
420: ;
421: ;
422: ;
423: ;
424: ;
425: ;
426: ;
427: ;
428: ;
429: ;
430: ;
431: ;
432: ;
433: ;
434: ;
435: ;
436: ;
437: ;
438: ;
439: ;
440: ;
441: ;
442: ;
443: ;
444: ;
445: ;
446: ;
447: ;
448: ;
449: ;
450: ;
451: ;
452: ;
453: ;
454: ;
455: ;
456: ;
457: ;
458: ;
459: ;
460: ;
461: ;
462: ;
463: ;
464: ;
465: ;
466: ;
467: ;
468: ;
469: ;
470: ;
471: ;
472: ;
473: ;
474: ;
475: ;
476: ;
477: ;
478: ;
479: ;
480: ;
481: ;
482: ;
483: ;
484: ;
485: ;
486: ;
487: ;
488: ;
489: ;
490: ;
491: ;
492: ;
493: ;
494: ;
495: ;
496: ;
497: ;
498: ;
499: ;
500: ;
501: ;
502: ;
503: ;
504: ;
505: ;
506: ;
507: ;
508: ;
509: ;
510: ;
511: ;
512: ;
513: ;
514: ;
515: ;
516: ;
517: ;
518: ;
519: ;
520: ;
521: ;
522: ;
523: ;
524: ;
525: ;
526: ;
527: ;
528: ;
529: ;
530: ;
531: ;
532: ;
533: ;
534: ;
535: ;
536: ;
537: ;
538: ;
539: ;
540: ;
541: ;
542: ;
543: ;
544: ;
545: ;
546: ;
547: ;
548: ;
549: ;
550: ;
551: ;
552: ;
553: ;
554: ;
555: ;
556: ;
557: ;
558: ;
559: ;
559: ;
560: ;
561: ;
562: ;
563: ;
564: ;
565: ;
566: ;
567: ;
568: ;
569: ;
570: ;
571: ;
572: ;
573: ;
574: ;
575: ;
576: ;
577: ;
578: ;
579: ;
580: ;
581: ;
582: ;
583: ;
584: ;
585: ;
586: ;
587: ;
588: ;
589: ;
589: ;
590: ;
591: ;
592: ;
593: ;
594: ;
595: ;
596: ;
597: ;
598: ;
599: ;
599: ;
600: ;
601: ;
602: ;
603: ;
604: ;
605: ;
606: ;
607: ;
608: ;
609: ;
609: ;
610: ;
611: ;
612: ;
613: ;
614: ;
615: ;
616: ;
617: ;
618: ;
619: ;
619: ;
620: ;
621: ;
622: ;
623: ;
624: ;
625: ;
626: ;
627: ;
628: ;
629: ;
629: ;
630: ;
631: ;
632: ;
633: ;
634: ;
635: ;
636: ;
637: ;
638: ;
639: ;
639: ;
640: ;
641: ;
642: ;
643: ;
644: ;
645: ;
646: ;
647: ;
648: ;
649: ;
649: ;
650: ;
651: ;
652: ;
653: ;
654: ;
655: ;
656: ;
657: ;
658: ;
659: ;
659: ;
660: ;
661: ;
662: ;
663: ;
664: ;
665: ;
666: ;
667: ;
668: ;
669: ;
669: ;
670: ;
671: ;
672: ;
673: ;
674: ;
675: ;
676: ;
677: ;
678: ;
679: ;
679: ;
680: ;
681: ;
682: ;
683: ;
684: ;
685: ;
686: ;
687: ;
688: ;
689: ;
689: ;
690: ;
691: ;
692: ;
693: ;
694: ;
695: ;
696: ;
697: ;
698: ;
699: ;
699: ;
700: ;
701: ;
702: ;
703: ;
704: ;
705: ;
706: ;
707: ;
708: ;
709: ;
709: ;
710: ;
711: ;
712: ;
713: ;
714: ;
715: ;
716: ;
717: ;
718: ;
719: ;
719: ;
720: ;
721: ;
722: ;
723: ;
724: ;
725: ;
726: ;
727: ;
728: ;
729: ;
729: ;
730: ;
731: ;
732: ;
733: ;
734: ;
735: ;
736: ;
737: ;
738: ;
739: ;
739: ;
740: ;
741: ;
742: ;
743: ;
744: ;
745: ;
746: ;
747: ;
748: ;
749: ;
749: ;
750: ;
751: ;
752: ;
753: ;
754: ;
755: ;
756: ;
757: ;
758: ;
759: ;
759: ;
760: ;
761: ;
762: ;
763: ;
764: ;
765: ;
766: ;
767: ;
768: ;
769: ;
769: ;
770: ;
771: ;
772: ;
773: ;
774: ;
775: ;
776: ;
777: ;
778: ;
779: ;
779: ;
780: ;
781: ;
782: ;
783: ;
784: ;
785: ;
786: ;
787: ;
788: ;
789: ;
789: ;
790: ;
791: ;
792: ;
793: ;
794: ;
795: ;
796: ;
797: ;
798: ;
799: ;
799: ;
800: ;
801: ;
802: ;
803: ;
804: ;
805: ;
806: ;
807: ;
808: ;
809: ;
809: ;
810: ;
811: ;
812: ;
813: ;
814: ;
815: ;
816: ;
817: ;
818: ;
819: ;
819: ;
820: ;
821: ;
822: ;
823: ;
824: ;
825: ;
826: ;
827: ;
828: ;
829: ;
829: ;
830: ;
831: ;
832: ;
833: ;
834: ;
835: ;
836: ;
837: ;
838: ;
839: ;
839: ;
840: ;
841: ;
842: ;
843: ;
844: ;
845: ;
846: ;
847: ;
848: ;
849: ;
849: ;
850: ;
851: ;
852: ;
853: ;
854: ;
855: ;
856: ;
857: ;
858: ;
859: ;
859: ;
860: ;
861: ;
862: ;
863: ;
864: ;
865: ;
866: ;
867: ;
868: ;
869: ;
869: ;
870: ;
871: ;
872: ;
873: ;
874: ;
875: ;
876: ;
877: ;
878: ;
878: ;
879: ;
880: ;
881: ;
882: ;
883: ;
884: ;
885: ;
886: ;
887: ;
888: ;
888: ;
889: ;
889: ;
890: ;
891: ;
892: ;
893: ;
894: ;
895: ;
896: ;
897: ;
898: ;
899: ;
899: ;
900: ;
901: ;
902: ;
903: ;
904: ;
905: ;
906: ;
907: ;
908: ;
909: ;
909: ;
910: ;
911: ;
912: ;
913: ;
914: ;
915: ;
916: ;
917: ;
918: ;
919: ;
919: ;
920: ;
921: ;
922: ;
923: ;
924: ;
925: ;
926: ;
927: ;
928: ;
929: ;
929: ;
930: ;
931: ;
932: ;
933: ;
934: ;
935: ;
936: ;
937: ;
938: ;
939: ;
939: ;
940: ;
941: ;
942: ;
943: ;
944: ;
945: ;
946: ;
947: ;
948: ;
949: ;
949: ;
950: ;
951: ;
952: ;
953: ;
954: ;
955: ;
956: ;
957: ;
958: ;
959: ;
959: ;
960: ;
961: ;
962: ;
963: ;
964: ;
965: ;
966: ;
967: ;
968: ;
969: ;
969: ;
970: ;
971: ;
972: ;
973: ;
974: ;
975: ;
976: ;
977: ;
978: ;
978: ;
979: ;
980: ;
981: ;
982: ;
983: ;
984: ;
985: ;
986: ;
987: ;
988: ;
988: ;
989: ;
989: ;
990: ;
991: ;
992: ;
993: ;
994: ;
995: ;
996: ;
997: ;
998: ;
999: ;
999: ;
1000: ;
1001: ;
1002: ;
1003: ;
1004: ;
1005: ;
1006: ;
1007: ;
1008: ;
1009: ;
1009: ;
1010: ;
1011: ;
1012: ;
1013: ;
1014: ;
1015: ;
1016: ;
1017: ;
1018: ;
1019: ;
1019: ;
1020: ;
1021: ;
1022: ;
1023: ;
1024: ;
1025: ;
1026: ;
1027: ;
1028: ;
1029: ;
1029: ;
1030: ;
1031: ;
1032: ;
1033: ;
1034: ;
1035: ;
1036: ;
1037: ;
1038: ;
1039: ;
1039: ;
1040: ;
1041: ;
1042: ;
1043: ;
1044: ;
1045: ;
1046: ;
1047: ;
1048: ;
1049: ;
1049: ;
1050: ;
1051: ;
1052: ;
1053: ;
1054: ;
1055: ;
1056: ;
1057: ;
1058: ;
1059: ;
1059: ;
1060: ;
1061: ;
1062: ;
1063: ;
1064: ;
1065: ;
1066: ;
1067: ;
1068: ;
1069: ;
1069: ;
1070: ;
1071: ;
1072: ;
1073: ;
1074: ;
1075: ;
1076: ;
1077: ;
1078: ;
1078: ;
1079: ;
1080: ;
1081: ;
1082: ;
1083: ;
1084: ;
1085: ;
1086: ;
1087: ;
1088: ;
1088: ;
1089: ;
1090: ;
1091: ;
1092: ;
1093: ;
1094: ;
1095: ;
1096: ;
1097: ;
1098: ;
1098: ;
1099: ;
1099: ;
1100: ;
1101: ;
1102: ;
1103: ;
1104: ;
1105: ;
1106: ;
1107: ;
1108: ;
1108: ;
1109: ;
1110: ;
1111: ;
1112: ;
1113: ;
1114: ;
1115: ;
1116: ;
1117: ;
1118: ;
1119: ;
1119: ;
1120: ;
1121: ;
1122: ;
1123: ;
1124: ;
1125: ;
1126: ;
1127: ;
1128: ;
1129: ;
1129: ;
1130: ;
1131: ;
1132: ;
1133: ;
1134: ;
1135: ;
1136: ;
1137: ;
1138: ;
1138: ;
1139: ;
1140: ;
1141: ;
1142: ;
1143: ;
1144: ;
1145: ;
1146: ;
1147: ;
1148: ;
1148: ;
1149: ;
1150: ;
1151: ;
1152: ;
1153: ;
1154: ;
1155: ;
1156: ;
1157: ;
1158: ;
1158: ;
1159: ;
1160: ;
1161: ;
1162: ;
1163: ;
1164: ;
1165: ;
1166: ;
1167: ;
1168: ;
1168: ;
1169: ;
1170: ;
1171: ;
1172: ;
1173: ;
1174: ;
1175: ;
1176: ;
1177: ;
1177: ;
1178: ;
1179: ;
1180: ;
1181: ;
1182: ;
1183: ;
1184: ;
1185: ;
1186: ;
1187: ;
1187: ;
1188: ;
1189: ;
1190: ;
1191: ;
1192: ;
1193: ;
1194: ;
1195: ;
1196: ;
1197: ;
1198: ;
1198: ;
1199: ;
1199: ;
1200: ;
1201: ;
1202: ;
1203: ;
1204: ;
1205: ;
1206: ;
1207: ;
1208: ;
1208: ;
1209: ;
1210: ;
1211: ;
1212: ;
1213: ;
1214: ;
1215: ;
1216: ;
1217: ;
1218: ;
1218: ;
1219: ;
1220: ;
1221: ;
1222: ;
1223: ;
1224: ;
1225: ;
1226: ;
1227: ;
1228: ;
1229: ;
1229: ;
1230: ;
1231: ;
1232: ;
1233: ;
1234: ;
1235: ;
1236: ;
1237: ;
1238: ;
1239: ;
1239: ;
1240: ;
1241: ;
1242: ;
1243: ;
1244: ;
1245: ;
1246: ;
1247: ;
1248: ;
1248: ;
1249: ;
1250: ;
1251: ;
1252: ;
1253: ;
1254: ;
1255: ;
1256: ;
1257: ;
1258: ;
1258: ;
1259: ;
1260: ;
1261: ;
1262: ;
1263: ;
1264: ;
1265: ;
1266: ;
1267: ;
1268: ;
1268: ;
1269: ;
1270: ;
1271: ;
1272: ;
1273: ;
1274: ;
1275: ;
1276: ;
1277: ;
1277: ;
1278: ;
1279: ;
1280: ;
1281: ;
1282: ;
1283: ;
1284: ;
1285: ;
1286: ;
1287: ;
1287: ;
1288: ;
1289: ;
1290: ;
1291: ;
1292: ;
1293: ;
1294: ;
1295: ;
1296: ;
1297: ;
1298: ;
1298: ;
1299: ;
1299: ;
1300: ;
1301: ;
1302: ;
1303: ;
1304: ;
1305: ;
1306: ;
1307: ;
1308: ;
1308: ;
1309: ;
1310: ;
1311: ;
1312: ;
1313: ;
1314: ;
1315: ;
1316: ;
1317: ;
1318: ;
1318: ;
1319: ;
1320: ;
1321: ;
1322: ;
1323: ;
1324: ;
1325: ;
1326: ;
1327: ;
1328: ;
1328: ;
1329: ;
1330: ;
1331: ;
1332: ;
1333: ;
1334: ;
1335: ;
1336: ;
1337: ;
1338: ;
1338: ;
1339: ;
1340: ;
1341: ;
1342: ;
1343: ;
1344: ;
1345: ;
1346: ;
1347: ;
1348: ;
1348: ;
1349: ;
1350: ;
1351: ;
1352: ;
1353: ;
1354: ;
1355: ;
1356: ;
1357: ;
1358: ;
1358: ;
1359: ;
1360: ;
1361: ;
1362: ;
1363: ;
1364: ;
1365: ;
1366: ;
1367: ;
1368: ;
1368: ;
1369: ;
1370: ;
1371: ;
1372: ;
1373: ;
1374: ;
1375: ;
1376: ;
1377: ;
1377: ;
1378: ;
1379: ;
1380: ;
1381: ;
1382: ;
1383: ;
1384: ;
1385: ;
1386: ;
1387: ;
1388: ;
1388: ;
1389: ;
1390: ;
1391: ;
1392: ;
1393: ;
1394: ;
1395: ;
1396: ;
1397: ;
1398: ;
1398: ;
1399: ;
1399: ;
1400: ;
1401: ;
1402: ;
1403: ;
1404: ;
1405: ;
1406: ;
1407: ;
1408: ;
1408: ;
1409: ;
1410: ;
1411: ;
1412: ;
1413: ;
1414: ;
1415: ;
1416: ;
1417: ;
1418: ;
1418: ;
1419: ;
1420: ;
1421: ;
1422: ;
1423: ;
1424: ;
1425: ;
1426: ;
1427: ;
1428: ;
1428: ;
1429: ;
1430: ;
1431: ;
1432: ;
1433: ;
1434: ;
1435: ;
1436: ;
1437: ;
1438: ;
1438: ;
1439: ;
1440: ;
1441: ;
1442: ;
1443: ;
1444: ;
1445: ;
1446: ;
1447: ;
1448: ;
1448: ;
1449: ;
1450: ;
1451: ;
1452: ;
1453: ;
1454: ;
1455: ;
1456: ;
1457: ;
1458: ;
1458: ;
1459: ;
1460: ;
1461: ;
1462: ;
1463: ;
1464: ;
1465: ;
1466: ;
1467: ;
1468: ;
1468: ;
1469: ;
1470: ;
1471: ;
1472: ;
1473: ;
1474: ;
1475: ;
1476: ;
1477: ;
1477: ;
1478: ;
1479: ;
1480: ;
1481: ;
1482: ;
1483: ;
1484: ;
1485: ;
1486: ;
1487: ;
1488: ;
1488: ;
1489: ;
1490: ;
1491: ;
1492: ;
1493: ;
1494: ;
1495: ;
1496: ;
1497: ;
1498: ;
1498: ;
1499: ;
1499: ;
1500: ;
1501: ;
1502: ;
1503: ;
1504: ;
1505: ;
1506: ;
1507: ;
1508: ;
1508: ;
1509: ;
1510: ;
1511: ;
1512: ;
1513: ;
1514: ;
1515: ;
1516: ;
1517: ;
1518: ;
1518: ;
1519: ;
1520: ;
1521: ;
1522: ;
1523: ;
1524: ;
1525: ;
1526: ;
1527: ;
1528: ;
1528: ;
1529: ;
1530: ;
1531: ;
1532: ;
1533: ;
1534: ;
1535: ;
1536: ;
1537: ;
1538: ;
1538: ;
1539: ;
1540: ;
1541: ;
1542: ;
1543: ;
1544: ;
1545: ;
1546: ;
1547: ;
1548: ;
1548: ;
1549: ;
1550: ;
1551: ;
1552: ;
1553: ;
1554: ;
1555: ;
1556: ;
1557: ;
1558: ;
1558: ;
1559: ;
1560: ;
1561: ;
1562: ;
1563: ;
1564: ;
1565: ;
1566: ;
1567: ;
1568: ;
1568: ;
1569: ;
1570: ;
1571: ;
1572: ;
1573: ;
1574: ;
1575: ;
1576: ;
1577: ;
1577: ;
1578: ;
1579: ;
1580: ;
1581: ;
1582: ;
1583: ;
1584: ;
1585: ;
1586: ;
1587: ;
1588: ;
1588: ;
1589: ;
1590: ;
1591: ;
1592: ;
1593: ;
1594: ;
1595: ;
1596: ;
1597: ;
1598: ;
1598: ;
1599: ;
1599: ;
1600: ;
1601: ;
1602: ;
1603: ;
1604: ;
1605: ;
1606: ;
1607: ;
1608: ;
1608: ;
1609: ;
1610: ;
1611: ;
1612: ;
1613: ;
1614: ;
1615: ;
1616: ;
1617: ;
1618: ;
1618: ;
1619: ;
1620: ;
1621: ;
1622: ;
1623: ;
1624: ;
1625: ;
1626: ;
1627: ;
1628: ;
1628: ;
1629: ;
1630: ;
1631: ;
1632: ;
1633: ;
1634: ;
1635: ;
1636: ;
1637: ;
1638: ;
1638: ;
1639: ;
1640: ;
1641: ;
1642: ;
1643: ;
1644: ;
1645: ;
1646: ;
1647: ;
1648: ;
1648: ;
1649: ;
1650: ;
1651: ;
1652: ;
1653: ;
1654: ;
1655: ;
1656: ;
1657: ;
1658: ;
1658: ;
1659: ;
1660: ;
1661: ;
1662: ;
1663: ;
1664: ;
1665: ;
1666: ;
1667: ;
1668: ;
1668: ;
1669: ;
1670: ;
1671: ;
1672: ;
1673: ;
1674: ;
1675: ;
1676: ;
1677: ;
1678: ;
1678: ;
1679: ;
1680: ;
1681: ;
1682: ;
1683: ;
1684: ;
1685: ;
1686: ;
1687: ;
1688: ;
1688: ;
1689: ;
1690: ;
1691: ;
1692: ;
1693: ;
1694: ;
1695: ;
1696: ;
1697: ;
1698: ;
1698: ;
1699: ;
1699: ;
1700: ;
1701: ;
1702: ;
1703: ;
1704: ;
1705: ;
1706: ;
1707: ;
1708: ;
1708: ;
1709: ;
1710: ;
1711: ;
1712: ;
1713: ;
1714: ;
1715: ;
1716: ;
1717: ;
1718: ;
1718: ;
1719: ;
1720: ;
1721: ;
1722: ;
1723: ;
1724: ;
1725: ;
1726: ;
1727: ;
1728: ;
1728: ;
1729: ;
1730: ;
1731: ;
1732: ;
1733: ;
1734: ;
1735: ;
1736: ;
1737: ;
1738: ;
1738: ;
1739: ;
1740: ;
1741: ;
1742: ;
1743: ;
1744: ;
1
```

6 Conclusion and Future Work

In this project, we implemented several combinational circuits including a full adder, multiplexer, demultiplexer, encoder, and decoder on an FPGA board. These circuits are fundamental building blocks in digital systems, and are widely used in various applications.

In our implementation, we used the Verilog hardware description language to describe the behavior of each circuit, and simulated their functionality using a software simulation tool vivado. We then synthesized the design and generated a bitstream file that could be loaded onto the FPGA board. We tested the functionality of each circuit on the FPGA board using input test vectors, and verified the correctness of the output signals.

Overall, this project provided us with hands-on experience in designing and implementing combinational circuits on an FPGA board. We gained a better understanding of the underlying digital logic and hardware design concepts, and learned how to use Verilog and FPGA tools to develop and test digital circuits.

Industry trends are driving FPGAs toward playing a big part in the heterogeneous computing paradigm. Here, heterogeneous computing refers to systems that use more than one type of processor to perform specialized processing capabilities. And all these different processors, including FPGAs, can be programmed via OpenCL — which is an industry-standard development platform.

The thing is FPGA provides cost-efficient parallel computing power which makes it suitable for rapid prototyping. There are cases where FPGA also outperforms GPU when testing a neural network. While GPU might be good for training but when it comes to real-time applications, FPGA is more adaptable.