
STATE REDUCTION & ASSIGNMENT

Sometimes certain properties of sequential circuits may be used to reduce the number of gates and flip-flops during the design. The problem of state reduction is to find ways of reducing the number of states in a sequential circuit, while keeping the external input-output relationships unchanged. For example, suppose a sequential circuit is specified by the following seven-state diagram:



There are an infinite number of input sequences that may be applied; each results in a unique output sequence. Consider the input sequence 01010110100 starting from the

state 0 0 0 0 0 input 0 1 1 1 1 1 0 0 output 0 0

initial state

Now apply this algorithm to the state table of the

	Next	State	Output		
Present State	x = 0	x = 1	x = 0	x = 1	
a	а	b	0	0	
b	c	d	0	0	
c	a	d	0	0	
d	e	f	0	1	
e	a	f	0	1	
f	g	f	0	1	
g	a	f	0	1	

circuit

An algorithm for the state reduction quotes that "Two states are said to be equivalent if, for each member of the set of inputs, they give exactly the same output and send the circuit either to the same state or to an equivalent state."

States g and e both go to states a and f and have outputs of 0 and 1 for x = 0 and x = 1, respectively. The procedure for removing a state and replacing it by its equivalent is

Demonstrated in the following table

	Next	State	Output		
Present State	x = 0	x = 1	x = 0	x = 1	
a	a	ь	0	0	
b	c	d	0	0	
c	a	d	0	0	
d	ϵ	f	0	1	
e	a	f	0	1	
f	e	f	0	1	


Thus, the row with present state g is removed and stage g is replaced by state e each time it occurs in the next state columns. Present state f now has next states e and f and outputs 0 and 1 for f and f are equivalent and can be removed and replaced with f and f are equivalent and can be removed and replaced with f.

The final reduced state table is:

K.CHIRANJEEVI,ECE,GMRIT

	Next	State	Output			
Present State	x = 0	x = 1	x = 0	x = 1		
а	а	b	0	0		
b	c	d	0	0		
c	a	d	0	0		
d	e	d	0	1		
ϵ	a	d	0	1		

The state diagram for the above reduced table is:



This state diagram satisfies the original input output specifications. Applying the input sequence previously used, the following list is obtained

state	а	а	b	с	d	e	d	d	e	d	е	а
state input output	0	1	0	1	0	1	1	0	1	0	0	
output	0	0	0	0	0	1	1	0	1	0	0	