


## 4 BIT SUBTRACTOR

### 4-bit parallel subtractor

Parallel binary subtractor can be implemented by cascading several full-subtractors. Implementation and associated problems are those of a parallel binary adder, seen before in parallel binary adder section.

Below is the block level representation of a 4-bit parallel binary subtractor, which subtracts 4-bit  $Y_3Y_2Y_1Y_0$  from 4-bit  $X_3X_2X_1X_0$ . It has 4-bit difference output  $D_3D_2D_1D_0$  with borrow output Bout.



### 4-bit serial subtractor

A serial subtractor can be obtained by converting the serial adder using the 2's complement system. The subtrahend is stored in the Y register and must be 2's complemented before it is added to the minuend stored in the X register.

The circuit for a 4-bit serial subtractor using full-adder is shown in the figure below

