
Unix & Linux Stack Exchange is a question and answer site for users of Linux, FreeBSD and other Un*x-like operating systems. Join them; it only takes a minute:

Join

Here's how it works:
Anybody can ask a question
Anybody can answer
The best answers are voted up and rise to the top

Unix & Linux



By using our site, you acknowledge that you have read and understand our Cookie Policy, Privacy Policy, and our Terms of Service.



x86



(32-bit a.k.a. i386–i686 and 64-bit a.k.a. amd64. In other words, your workstation, laptop or server.)

FAQ: Do I have...

- 64-bit (x86_64/AMD64/Intel64)?
- Hardware virtualization (VMX/AMD-V)? vmx (Intel), svm (AMD)
- Accelerated AES (AES-NI)? aes
- TXT (TPM)? smx
- a hypervisor (announced as such)? hypervisor

Most of the other features are only of interest to compiler or kernel authors.

All the flags

The full listing is in the kernel source, in the file arch/x86/include/asm/cpufeatures. h .

Intel-defined CPU features, CPUID level 0x00000001 (edx)

See also <u>Wikipedia</u> and table 2-27 in <u>Intel Advanced Vector Extensions</u> <u>Programming Reference</u>

- fpu : Onboard <u>FPU</u> (floating point support)
- vme : <u>Virtual 8086 mode</u> enhancements
- de : Debugging Extensions (<u>CR4.DE</u>)
- pse: <u>Page Size Extensions</u>
 (4MB <u>memory pages</u>)
- tsc: <u>Time Stamp Counter</u> (RDTSC)
- msr: <u>Model-Specific Registers</u> (RDMSR, WRMSR)
- pae: <u>Physical Address</u>
 <u>Extensions</u> (support for more than 4GB of RAM)
- mce: Machine Check Exception
- cx8 : <u>CMPXCHG8 instruction</u> (64-bit <u>compare-and-swap</u>)
- apic : Onboard <u>APIC</u>

By using our site, you acknowledge that you have read and understand our

- pge: <u>Page Global Enable</u> (global bit in PDEs and PTEs)
- mca: <u>Machine Check</u>
 Architecture
- cmov: <u>CMOV instructions</u> (conditional move) (also <u>FCMOV</u>)
- pat : Page Attribute Table
- pse36: <u>36-bit PSEs</u> (huge pages)
- pn : Processor serial number
- clflush : <u>Cache Line Flush</u> instruction
- dts: Debug Store (buffer for debugging and profiling instructions)
- acpi: ACPI via MSR (temperature monitoring and clock speed modulation)
- mmx : Multimedia Extensions
- fxsr: FXSAVE/FXRSTOR, CR4.OSFXSR
- sse: Intel <u>SSE</u> vector instructions
- sse2: SSE2
- ss : CPU self snoop
- ht: Hyper-Threading
- tm: Automatic clock control (Thermal Monitor)
- ia64: Intel Itanium Architecture
 64-bit (not to be confused with
 Intel's 64-bit x86 architecture
 with flag x86-64 or "AMD64" bit
 indicated by flag 1m)
- pbe: <u>Pending Break Enable</u> (PBE# pin) wakeup support

AMD-defined CPU features, CPUID level 0x80000001

See also <u>Wikipedia</u> and table 2-23 in <u>Intel Advanced Vector Extensions</u>
<u>Programming Reference</u>

- syscal1 : <u>SYSCALL</u> (Fast System Call) and <u>SYSRET</u> (Return From Fast System Call)
- mp : Multiprocessing Capable.
- nx : <u>Execute Disable</u>
- mmxext: <u>AMD MMX extensions</u>
- fxsr_opt : FXSAVE/FXRSTOR

- rdtscp: Read Time-Stamp Counter and Processor ID
- lm: Long Mode (x86-64: amd64, also known as Intel 64, i.e. 64-bit capable)
- 3dnowext : AMD 3DNow! extensions
- 3dnow: <u>3DNow!</u> (AMD vector instructions, competing with Intel's SSE1)

Transmeta-defined CPU features, CPUID level 0x80860001

- recovery : CPU in recovery mode
- longrun : Longrun power control
- 1rti: LongRun table interface

Other features, Linux-defined mapping

- cxmmx: Cyrix MMX extensions
- k6_mtrr : AMD K6 nonstandard MTRRs
- cyrix_arr : Cyrix ARRs (= MTRRs)
- centaur_mcr : Centaur MCRs (= MTRRs)
- constant_tsc : TSC ticks at a constant rate
- up: SMP kernel running on UP
- art : Always-Running Timer
- arch_perfmon: Intel Architectural PerfMon
- pebs : Precise-Event Based Sampling
- bts: Branch Trace Store
- rep_good : rep microcode works well
- acc_power : <u>AMD accumulated</u> <u>power mechanism</u>
- nop1 : The NOPL (0F 1F) instructions
- xtopology : cpu topology enum extensions
- tsc_reliable : <u>TSC</u> is known to be reliable
- nonstop_tsc : <u>TSC</u> does not stop in C states

- extd_apicid : has extended APICID (8 bits)
- amd_dcm : multi-node processor
- aperfmperf: APERFMPERF
- eagerfpu: Non lazy FPU restore
- nonstop_tsc_s3 : <u>TSC</u> doesn't stop in S3 state
- tsc_known_freq: <u>TSC</u> has known frequency
- mce_recovery : CPU has recoverable machine checks

Intel-defined CPU features, CPUID level 0x00000001 (ecx)

See also <u>Wikipedia</u> and table 2-26 in <u>Intel Advanced Vector Extensions</u> <u>Programming Reference</u>

- pni: <u>SSE-3</u> ("<u>Prescott</u> New Instructions")
- pclmulqdq : <u>Perform a Carry-</u>
 <u>Less Multiplication of Quadword</u>
 <u>instruction</u> accelerator for
 <u>GCM</u>)
- dtes64: 64-bit Debug Store
- monitor: Monitor/Mwait support (<u>Intel SSE3 supplements</u>)
- ds_cp1 : CPL Qual. Debug Store
- vmx : Hardware virtualization: Intel <u>VMX</u>
- smx : Safer mode: <u>TXT</u> (<u>TPM</u> support)
- est : Enhanced SpeedStep
- tm2: Thermal Monitor 2
- ssse3 : Supplemental SSE-3
- cid: Context ID
- sdbg: silicon debug
- fma: Fused multiply-add
- cx16: CMPXCHG16B
- xtpr : Send Task Priority Messages
- pdcm: Performance Capabilities
- pcid : Process Context Identifiers
- dca : Direct Cache Access
- sse4_1: <u>SSE-4.1</u>
- sse4_2: <u>SSE-4.2</u>
- x2apic: x2APIC

- popcnt: Return the Count of Number of Bits Set to 1 instruction (Hamming weight, i.e. bit count)
- tsc_deadline_timer: Tsc deadline timer
- aes / aes-ni : <u>Advanced</u>
 <u>Encryption Standard (New Instructions)</u>
- xsave : <u>Save Processor</u>
 <u>Extended States</u>: also provides
 <u>XGETBY,XRSTOR,XSETBY</u>
- avx : <u>Advanced Vector</u> Extensions
- f16c: 16-bit fp conversions (CVT16)
- rdrand: <u>Read Random Number</u> from hardware random number generator <u>instruction</u>
- hypervisor : Running on a hypervisor

VIA/Cyrix/Centaur-defined CPU features, CPUID level 0xC0000001

- rng: Random Number Generator present (xstore)
- rng_en: <u>Random Number</u> <u>Generator</u> enabled
- ace : on-CPU crypto (xcrypt)
- ace_en : on-CPU crypto enabled
- ace2 : Advanced Cryptography Engine v2
- ace2 en : ACE v2 enabled
- phe : PadLock Hash Engine
- phe_en : PHE enabled
- pmm: PadLock Montgomery Multiplier
- pmm_en : PMM enabled

More extended AMD flags: CPUID level 0x80000001, ecx

- lahf_lm: Load AH from Flags (LAHF) and Store AH into Flags (SAHF) in long mode
- cmp_legacy : If yes
 HyperThreading not valid
- svm: "Secure virtual machine": <u>AMD-V</u>
- extabic : Extended APIC space

By using our site, you acknowledge that you have read and understand our

- sse4a: SSE-4A
- misalignsse: indicates if a general-protection exception (#GP) is generated when some legacy SSE instructions operate on unaligned data. Also depends on CR0 and Alignment Checking bit
- 3dnowprefetch: 3DNow prefetch instructions
- osvw: indicates <u>OS Visible</u> <u>Workaround</u>, which allows the OS to work around processor errata.
- ibs : <u>Instruction Based</u> <u>Sampling</u>
- xop : <u>extended AVX instructions</u>
- skinit: SKINIT/STGI instructions
- wdt : Watchdog timer
- lwp: Light Weight Profiling
- fma4 : <u>4 operands MAC</u> instructions
- tce: translation cache extension
- nodeid_msr: Nodeld MSR
- tbm: Trailing Bit Manipulation
- topoext : Topology Extensions CPUID leafs
- perfctr_core : Core
 Performance Counter Extensions
- perfctr_nb : NB Performance Counter Extensions
- bpext : data breakpoint extension
- ptsc : performance time-stamp counter
- perfctr_12: L2 Performance Counter Extensions
- mwaitx: Mwait extension (MONITORX / MWAITX)

Auxiliary flags: Linux defined -For features scattered in various CPUID levels

- ring3mwait: Ring 3 MONITOR/MWAIT
- cpuid_fault : Intel CPUID faulting
- cpb : AMD Core Performance

By using our site, you acknowledge that you have read and understand our

support

- cat_13 : Cache Allocation Technology L3
- cat_12 : Cache Allocation Technology L2
- cdp_13 : Code and Data Prioritization L3
- invpcid_single: effectively invpcid and CR4.PCIDE=1
- hw_pstate : AMD HW-PState
- proc_feedback : AMD
 ProcFeedbackInterface
- sme: AMD Secure Memory Encryption
- pti: <u>Kernel Page Table</u> <u>Isolation</u> (Kaiser)
- retpoline: <u>Retpoline</u> mitigation for <u>Spectre</u> variant 2 (indirect branches)
- retpoline_amd : AMD Retpoline mitigation
- intel_ppin : Intel Processor Inventory Number
- avx512_4vnniw: AVX-512 Neural Network Instructions
- avx512_4fmaps: AVX-512
 Multiply Accumulation Single precision
- mba : Memory Bandwidth Allocation
- rsb_ctxsw : Fill RSB on context switches

Virtualization flags: Linux defined

- tpr_shadow : Intel TPR Shadow
- vnmi: Intel Virtual NMI
- flexpriority: Intel FlexPriority
- · ept: Intel Extended Page Table
- vpid : Intel Virtual Processor ID
- vmmcall: prefer vmmcall to vmcall

Intel-defined CPU features, CPUID level 0x00000007:0 (ebx)

- fsgsbase : {RD/WR} {FS/GS}BASE instructions
- tsc_adjust : TSC adjustment

- hle: Hardware Lock Elision
- avx2 : <u>AVX2 instructions</u>
- smep: Supervisor Mode Execution Protection
- bmi2: 2nd group bit manipulation extensions
- erms : Enhanced REP MOVSB/STOSB
- invpcid : Invalidate Processor Context ID
- rtm : Restricted Transactional Memory
- cqm : Cache QoS Monitoring
- mpx : Memory Protection Extension
- rdt_a: Resource Director Technology Allocation
- avx512f: AVX-512 foundation
- avx512dq: AVX-512
 Double/Quad instructions
- rdseed : The RDSEED instruction
- adx: The ADCX and ADOX instructions
- smap : Supervisor Mode Access Prevention
- clflushopt: CLFLUSHOPT instruction
- clwb: CLWB instruction
- intel_pt : <u>Intel Processor</u> <u>Tracing</u>
- avx512pf: AVX-512 Prefetch
- avx512er : <u>AVX-512 Exponential</u> and <u>Reciprocal</u>
- avx512cd : <u>AVX-512 Conflict</u> <u>Detection</u>
- sha_ni: SHA1/SHA256
 Instruction Extensions
- avx512bw: <u>AVX-512 Byte/Word</u> instructions
- avx512v1: AVX-512 128/256
 Vector Length extensions

Extended state features, CPUID level 0x0000000d:1 (eax)

- xsaveopt : Optimized XSAVE
- xsavec : XSAVEC

Intel-defined CPU QoS subleaf, CPUID level 0x0000000F:0 (edx)

• cqm_11c : LLC QoS

Intel-defined CPU QoS subleaf, CPUID level 0x0000000F:1 (edx)

- cqm_occup_11c : LLC occupancy monitoring
- cqm_mbm_total : LLC total MBM monitoring
- cqm_mbm_local : LLC local MBM monitoring

AMD-defined CPU features, CPUID level 0x80000008 (ebx)

- clzero: CLZERO instruction
- irperf: instructions retired performance counter
- xsaveerptr : Always save/restore FP error pointers

Thermal and Power Management leaf, CPUID level 0x00000006 (eax)

- dtherm (formerly dts): digital thermal sensor
- ida: Intel Dynamic Acceleration
- arat : Always Running APIC Timer
- pln: Intel Power Limit Notification
- pts: Intel Package Thermal Status
- hwp: Intel Hardware P-states
- hwp_notify: HWP notification
- hwp_act_window : HWP Activity Window
- hwp_epp: HWP Energy Performance Preference
- hwp_pkg_req : HWP packagelevel request

AMD SVM Feature Identification, CPUID level 0x8000000a (edx)

npt: AMD Nested Page Table support

By using our site, you acknowledge that you have read and understand our

- svm_lock : AMD SVM locking MSR
- nrip_save : AMD SVM next_rip save
- tsc_scale : AMD TSC scaling support
- vmcb_clean : AMD VMCB clean bits support
- flushbyasid : AMD flush-by-ASID support
- decodeassists : AMD Decode Assists support
- pausefilter: AMD filtered pause intercept
- pfthreshold : AMD pause filter threshold
- avic: Virtual Interrupt Controller
- vmsave_vmload : Virtual VMSAVE VMLOAD
- vgif: Virtual GIF

Intel-defined CPU features, CPUID level 0x00000007:0 (ecx)

- avx512vbmi: AVX512 Vector Bit Manipulation instructions
- umip: User Mode Instruction Protection
- pku : Protection Keys for Userspace
- ospke : OS Protection Keys Enable
- avx512_vbmi2 : Additional AVX512 Vector Bit Manipulation instructions
- gfni: Galois Field New Instructions
- vaes : Vector AES
- vpclmulqdq : Carry-Less
 Multiplication Double Quadword
- avx512_vnni: Vector Neural Network Instructions
- avx512_bitalg: VPOPCNT[B,W] and VPSHUF-BITQMB instructions
- avx512_vpopcntdq : POPCNT for vectors of DW/QW
- 1a57 : 5-level page tables
- rdpid: RDPID instruction

- overflow_recov : MCA overflow recovery support
- succor: uncorrectable error containment and recovery
- smca : Scalable MCA

Detected CPU bugs (Linux-defined)

- foof : <u>Intel FooF</u>
- fdiv: CPU FDIV
- coma: Cyrix 6x86 coma
- amd_tlb_mmatch: tlb_mmatch
 AMD Erratum 383
- amd_apic_c1e: apic_c1e AMD Erratum 400
- 11ap: Bad local APIC aka 11AP
- fxsave_leak : FXSAVE leaks FOP/FIP/FOP
- clflush_monitor : AAI65, CLFLUSH required before MONITOR
- sysret_ss_attrs : SYSRET doesn't fix up SS attrs
- espfix: "" IRET to 16-bit SS corrupts ESP/RSP high bits
- null_seg : Nulling a selector preserves the base
- swapgs_fence : SWAPGS without input dep on GS
- monitor: IPI required to wake up remote CPU
- amd_e400 : CPU is among the affected by Erratum 400
- cpu_meltdown : CPU is affected by meltdown attack and needs kernel page table isolation
- spectre_v1 : CPU is affected by <u>Spectre</u> variant 1 attack with conditional branches
- spectre_v2 : CPU is affected by <u>Spectre</u> variant 2 attack with indirect branches
- spec_store_bypass : CPU is affected by the <u>Speculative Store</u> <u>Bypass</u> vulnerability (Spectre variant 4).

P.S. This listing was derived from arch/x86/include/asm/cpufeatures.

h in the kernel source. The flags are listed in the same order as the assurance and a Plages.

By using our site, you acknowledge that you have read and understand our

unexpressive names, and by updating the list for new kernel versions. The current list is from <u>Linux 4.15</u> plus some later additions.

edited Feb 14 at 16:24

community wiki 21 revs, 11 users 76% Gilles

1 Thanks @Gilles and editors for an informative question & its summarized and detailed answer. Now, to check whatever CPU capabilities, I use the following taken from NixCraft, eg for Intel CPUs: \$ egrep -wo ^flags|vmx|ept|vpid|npt|tpr_sh adow|flexpriority|vnmi|lm|aes' /proc/cpuinfo --color | sort -u . And there's also the CLI/GUI excellent i-nex. - tuk0z Sep 22 '15 at 14:55 /*

Outstanding collection of explanations & links; thanks to everyone who contributed. – Paul Gear Mar 8 '17 at 4:11

Where did the bugs data come from? It doesn't appear to be listed in the cpufeatures.h file. – Drazisil Jun 13 '18 at 2:12

@Drazisil As far as I remember all the entries are from the indicated version of cpufeatures.h. The descriptions are edited to make them more comprehensible and more informative where someone took the effort to do that. — Gilles Jun 13 '18 at 6:22

@Gilles That seems to be the case for all but the bugs. Setting aside that those aren't features I don't see them in that file. – Drazisil Jun 13 '18 at 19:40



ARM

69



On ARM processors, a few features are mentioned in the features: line. Only features directly related to the ARM architecture are mentioned there, not features specific to a silicon manufacturer or system-on-chip.

The features are obtained from looking up the CPU id with read cpuid() and looking it up in the processor type definitions known at <a href="https://www.new.are.new.new.are.new.new.are.new.new.are.new.a

By using our site, you acknowledge that you have read and understand our

In the list below, ARMv6 introduced SIMD instructions and datatypes. ARMv7 provided Advanced SIMD instructions and datatypes. On 32-bit ARM machines, neon signals Advanced SIMD; while asimd signals Advanced SIMD on 64-bit arm machines.

- swp : <u>SWP instruction</u> (atomic read-modify-write)
- half: <u>Half-word loads and stores</u>
- thumb : <u>Thumb</u> (16-bit instruction set)
- 26bit: "26 Bit" Model
 (Processor status register folded into program counter)
- fastmult: 32×32→64-bit multiplication
- fpa: Floating point accelerator
- vfp: <u>VFP</u> (early <u>SIMD</u> vector floating point instructions)
- edsp: <u>DSP extensions</u> (the 'e' variant of the ARM9 CPUs, and all others above)
- java : <u>Jazelle</u> (Java bytecode accelerator)
- iwmmxt : <u>SIMD</u> instructions similar to Intel MMX
- crunch: <u>MaverickCrunch</u> coprocessor (if kernel support enabled)
- thumbee: ThumbEE
- neon: Advanced SIMD/NEON

 (asimd on AArch64 older kernels)
- vfpv3: VFP version 3
- vfpv3d16: <u>VFP version 3 with</u>
 16 D-registers
- tls: TLS register
- vfpv4: VFP version 4 with fast context switching
- idiva: SDIV and UDIV hardware division in ARM mode
- idivt: SDIV and UDIV hardware division in Thumb mode
- vfpd32 : VFP with 32 D-registers
- 1pae : <u>Large Physical Address</u>

 <u>Extension</u> (>4GB physical

 memory on 32-bit architecture)

- aes: hardware-accelerated <u>AES</u> (secret-key cryptography)
- pmul1{2}: 64×64→128-bit F₂^m multiplication — acceleration for the GCM mode of authenticated encryption
- sha1: hardware-accelerated SHA-1
- sha2: hardware-accelerated SHA-256
- crc32 : hardware-accelerated CRC-32

Beyond that, the Hardware: line indicates the processor model. Depending on the model, there may be other information in other files under /proc or /sys, or in boottime kernel log messages. Unfortunately each ARM CPU manufacturer has its own method for reporting processor features, if any.

edited Nov 14 '17 at 16:32

community wiki 12 revs, 5 users 78% Gilles



x86



Find it yourself in 4.1.3 x86 and the Intel manual

<u>arch/x86/include/asm/cpufeature.h</u> contains the full list.

The define values are of type:

```
X*32 + Y
E.g.:
```

(0*32

The features flags, extracted from CPUID, are stored inside the:

#define X86_FEATURE_FPU

- __u32 x86_capability[NCAPINTS + NBUGINTS]; field
- Of struct cpuinfo_x86 boot_cpu_data
- defined at x86/kernel/setup.c

By using our site, you acknowledge that you have read and understand our

Where each x86_capability array element comes from:

index	eax	ecx	output
		-	
0	1	0	edx
1	8000001		edx
2	80860001		edx
3			
4	1	0	ecx
5	C0000001		edx
6	8000001		ecx
7			
8			
9	7	0	ebx
10	D	1	eax
11	F	0	edx
12	F	1	edx

Notes:

- empty entries mean: "from various places" or "not available"
- index: is the index of x86_capability, e.g. x86_capability[0]
- eax and exc: are the input values for CPUID in hex. Inputs that use exc, which are fewer, call it the subleaf (of a 2 level tree with eax at the root).
- output: is the register from which CPUID output is taken
- file: is the file where those fields are defined. Paths are relative to arch/x86/kernel/cpu/.
- transmeta: was the name of a CPU vendor https://en.wikipedia.org/wiki/Transmeta https://en.wiki/Pransmeta <a href
- centaur: was the name of a CPU vendor https://en.wikipedia.org/wiki/Centaur_Technology that was acquired by VIA https://en.wikipedia.org/wiki/VIA_Technologies. Cyrix is another one.

Conclusions:

 most entries come directly from CPUID output registers and are set in common.c by something like:

By using our site, you acknowledge that you have read and understand our

 the others are scattered throughout the source, and are set bit by bit with set_cpu_cap.

To find them, use git grep X86_FEATURE_XXX inside arch/x86.

You can usually deduce what CPUID bit they correspond to from the surrounding code.

Other fun facts

 The flags are actually printed at arch/x86/kernel/cpu/proc.c with the code:

Where:

- cpu_has does the main check for the feature.
- x86_cap_flags[i] contains strings that correspond to each flags.

This gets passed as a callback to the proc system setup. The entry point is at fs/proc/cpuinfo.c.

 x86_cap_flags strings are generated by arch/x86/kernel/cpu/mkcapflag s.h directly from arch/x86/include/asm/cpufeatu re.h by "parsing" it with sed ...

The output goes to arch/x86/kernel/cpu/capflags. c of the build directory, and resulting array looks like:

```
const char * const x86_cap_fla
  [X86_FEATURE_FPU] =
  [X86_FEATURE_VME] =
```

so for example $x86_FEATURE_FPU$ corresponds to the string "fpu" and so on.

 cpu_has breaks down into two cases with code:

```
#define cpu_has(c, bit)
  (__builtin_constant_p(bit)
  test_cpu_cap(c, bit))
```

By using our site, you acknowledge that you have read and understand our

__builtin_constant_p(bit)
&&

REQUIRED_MASK_BIT_SET(bit
) : the flag is required for the kernel to run.

This is determined by data inside required-features.h, which comments:

Define minimum CPUID featureally early to actually (kernel dies. Make sure to

Since those are known at compile time (kernel requirements), have already been checked at startup, the check can be resolved at compile time if bit is known at compile time.

Thus the

__builtin_constant_p(bit) which checks if bit is a compile time constant.

 test_cpu_cap: this uses up CPUID data from the struct cpuinfo_x86 boot_cpu_data global

edited Aug 1 '15 at 21:05



Gilles 545k

545k 129 1107 1623

answered Aug 1 '15 at 20:57



Ciro Santilli 新疆改造中心 六四事件 法轮功

5,380 2 46 44

You've explained how to go from the abbreviation to a longer name, but often that longer name isn't much more comprehensible, and cpuid does it in a more convenient way. I asked that question to have a place where the names are documented. – Gilles Aug 1 '15 at 21:04

@Gilles this is mostly for those who want to make the tables / cannot find their feature in the table, like me:-) But still, for most cases, once you look at the right point of the source, the map to CPUID is immediate. — Ciro Santilli 新疆改造中心 六四事件 法转 Aug 1 '15 at 21:07

By using our site, you acknowledge that you have read and understand our



repository. It dumps every possible info about your CPU with some explanations, so you don't get those obscure flags.

answered May 22 '14 at 13:19



hurufu **261** 3

cpuid expands the abbreviations. I wouldn't really call its output explanations. Knowing that ht means "Hyper Threading" explains it to some extent, but knowing that mmx means "MMX instruction set", not so much, and that mca means "Machine Check Architecture", hardly. – Gilles May 22 '14 at 18:10

6 @Gilles ...and yet, "Machine Check Architecture" is certainly better Google query than "mca";) – Alois Mahdal Jun 6 '14 at 10:07 ✓

By using our site, you acknowledge that you have read and understand our