

My Testbench Used to Break! Now it Bends (Adapting to Changing Design Configurations)

Jeff Vance
Jeff Montesano
Kevin Vasconcellos
Kevin Johnston





Agenda

- Introduction
- Testbench Hierarchy Strategy
- Interface Techniques Used
- UVM Environment Topology Generation
- Examples and Applications
- Conclusion



Introduction: Problem

Upkeep of UVM Testbenches is non-trivial

- Design changes
- Multiple design versions
- Stubbed modules
- Changing verification scope
- Migrating to new projects



Introduction: Solution

A single adaptable testbench using these techniques:


- UVM Environment mirrors design modules
- UVM harness with port coercion
- Auto-publishing virtual interfaces



Mirrored Testbench Hierarchy



Testbench Mirrors Design Hierarchy



env_a env_b env_c


Only applies to DUT Modules we want to verify


Consistent with standard UVM, but more strict



Env component names match module instances

TB








Interface Techniques Used




UVM Harness






Interface Auto-Publication

Publish to UVM configuration database using %m







UVM_CONFIG_DB

Scope for get() will be identical to that of set()

```
chip_env

core_env

proc_subsys_env

cpu_env

virtual
cpu_if
```

```
class cpu_env extends uvm_env;
virtual cpu_if_type vif;
...
function void build_phase(uvm_phase phase);
if (!uvm_config_db#(virtual cpu_if_type)::get(this, "", "cpu_if", vif))
   `uvm_fatal("NOVIF", "No cpu_if in uvm_config_db")
...
endclass
```



UVM Environment Topology Generation



UVM Environment Topology Generation

- Each test configures the environment hierarchy
- Which env to build depends on:
 - DUT configuration
 - Presence/absence of stub modules
 - Verification objectives for that test
- Each env has a config object
- Base test builds top environment
- Extended tests build sub-environments


Each test can define a different hierarchy!

Next Steps:

- 1) Environments
- 2) Config object
- 3) Base test
- 4) Extended tests
- 5) Env build phase



Step 1: Environments




Arrays of sub-envs

Array index is *module* instance name

Repeat for all modules



Step 2: Configuration Objects



Arrays of sub-cfgs


String index is *module* instance name

Repeat for all modules

```
class verilab_core_env_cfg extends uvm_object;
  proc_subsys_env_cfg proc_subsys_env_cfgs [string];
  periph_subsys_env_cfg periph_subsys_env_cfgs[string];
  ahb2apb_env_cfg ahb2apb_env_cfgs [string];
  ...
endclass
```




Step 3: Base Test



Has the *top* config object and env



Base Test Creates Top Environment




```
virtual function void build_phase(uvm_phase phase);
super.build_phase(phase);

verilab_chip_env_cfgs["dut"] = verilab_chip_env_cfg::type_id::create("dut");
verilab_chip_envs["dut"] = verilab_chip_env::type_id::create("dut", this);

verilab_chip_envs["dut"].cfg = verilab_chip_env_cfgs["dut"];
```




Step 4: Extended Test






Create Lower Configuration Objects





Step 5: Sub-Environments

Arrays of agents






Environment Creates Sub-Envs

Foreach loops create all configured envs

Lowest env has empty array






Examples and Applications



Block-Level Verification





Extended Test: build_phase

Block-level Verification

Test creates entire hierarchy of config objects


```
core

proc_subsys

ahb_fabric
```




System-level Verification





Environment Roles



- Env Role: a combination of master / slave agents
- Env is *acting as* the stubbed module
- Env verifying a module is *acting on* that module



Set Environment Roles

System-level Verification

Configure topology down to cpu_env

proc_subsys_env acting on proc_subsys module

```
proc_subsys_env

cpu_env

dma_env

mem_env
```





What Else Can we Do?



Lowest Block

RTL









Mid-Level Block

Acting On



 RTL


TB






Block Integration

RTL









Fabric Integration


RTL








Integration of one subsystem




RTL

TB


Acting On








No RTL!



RTL





Conclusion

- Build a testbench that bends without breaking
 - Adapts to multiple design versions
 - Adapts to changes in design hierarchy
 - Simulate subsystems in isolation
 - Error-proof connectivity to the DUT
- Save time and effort on projects and follow-on projects
- Demo code available

http://www.verilab.com/resources/source-code/