Unit-III

Part-1: MICROPROGRAMMED CONTROL

Contents:

- ✓ Control memory
- ✓ Address Sequencing
- ✓ Microprogram Example
- ✓ Design of Control Unit

Introduction:

- > The function of the control unit in a digital computer is to initiate sequence of microoperations.
- Control unit can be implemented in two ways
 - Hardwired control
 - Microprogrammed control

Hardwired Control:


- ✓ When the control signals are generated by hardware using conventional logic design techniques, the control unit is said to be *hardwired*.
- ✓ The key characteristics are
 - High speed of operation
 - Expensive
 - Relatively complex
 - No flexibility of adding new instructions
- ✓ Examples of CPU with hardwired control unit are Intel 8085, Motorola 6802, Zilog 80, and any RISC CPUs.

Microprogrammed Control:

- ✓ Control information is stored in control memory.
- ✓ Control memory is programmed to initiate the required sequence of micro-operations.
- ✓ The key characteristics are
 - o Speed of operation is low when compared with hardwired
 - Less complex
 - Less expensive
 - o Flexibility to add new instructions
- ✓ Examples of CPU with microprogrammed control unit are Intel 8080, Motorola 68000 and any CISC CPUs.

1. Control Memory:

- > The control function that specifies a microoperation is called as *control variable*.
- When control variable is in one binary state, the corresponding microoperation is executed. For the other binary state the state of registers does not change.
- > The active state of a control variable may be either 1 state or the 0 state, depending on the application.
- For bus-organized systems the control signals that specify microoperations are groups of bits that select the paths in multiplexers, decoders, and arithmetic logic units.
- Control Word: The control variables at any given time can be represented by a string of 1's and 0's called a control word.
- All control words can be programmed to perform various operations on the components of the system.
- Microprogram control unit: A control unit whose binary control variables are stored in memory is called a microprogram control unit.
- The control word in control memory contains within it a *microinstruction*.
- > The microinstruction specifies one or more micro-operations for the system.
- A sequence of microinstructions constitutes a *microprogram*.
- > The control unit consists of control memory used to store the microprogram.
- > Control memory is a permanent i.e., read only memory (ROM).
- > The general configuration of a micro-programmed control unit organization is shown as block diagram below.




- The control memory is ROM so all control information is permanently stored.
- The control memory address register (CAR) specifies the address of the microinstruction and the control data register (CDR) holds the microinstruction read from memory.
- The next address generator is sometimes called a microprogram sequencer. It is used to generate the next micro instruction address.
- The location of the next microinstruction may be the one next in sequence or it may be located somewhere else in the control memory.
- > So it is necessary to use some bits of the present microinstruction to control the generation of the address of the microinstruction.
- > Sometimes the next address may also be a function of external input conditions.
- The control data register holds the present microinstruction while next address is computed and read from memory. The data register is times called a *pipeline register*.
- A computer with a microprogrammed control unit will have two separate memories: a main memory and a control memory
- The microprogram consists of microinstructions that specify various internal control signals for execution of register microoperations
- These microinstructions generate the microoperations to:
 - fetch the instruction from main memory
 - evaluate the effective address
 - execute the operation
 - return control to the fetch phase for the next instruction

2. Address Sequencing:

- Microinstructions are stored in control memory in groups, with each group specifying a routine.
- Each computer instruction has its own microprogram routine to generate the microoperations.
- The hardware that controls the address sequencing of the control memory must be capable of sequencing the microinstructions within a routine and be able to branch from one routine to another
- Steps the control must undergo during the execution of a single computer instruction:
 - Load an initial address into the CAR when power is turned on in the computer. This address is usually
 the address of the first microinstruction that activates the instruction fetch routine IR holds
 instruction
 - The control memory then goes through the routine to determine the effective address of the operand
 AR holds operand address
 - The next step is to generate the microoperations that execute the instruction by considering the opcode and applying a *mapping process*.
 - The transformation of the instruction code bits to an address in control memory where the routine of instruction located is referred to as mapping process.
 - o After execution, control must return to the fetch routine by executing an unconditional branch
- In brief the address sequencing capabilities required in a control memory are:
 - Incrementing of the control address register.
 - o Unconditional branch or conditional branch, depending on status bit conditions.
 - o A mapping process from the bits of the instruction to an address for control memory.

- A facility for subroutine call and return.
- > The below figure shows a block diagram of a control memory and the associated hardware needed for selecting the next microinstruction address.



- > The microinstruction in control memory contains a set of bits to initiate microoperations in computer registers and other bits to specify the method by which the next address is obtained.
- In the figure four different paths form which the control address register (CAR) receives the address.
 - The incrementer increments the content of the control register address register by one, to select the next microinstruction in sequence.
 - Branching is achieved by specifying the branch address in one of the fields of the microinstruction.
 - Conditional branching is obtained by using part of the microinstruction to select a specific status bit in order to determine its condition.
 - o An external address is transferred into control memory via a mapping logic circuit.
 - The return address for a subroutine is stored in a special register, that value is used when the micoprogram wishes to return from the subroutine.


Conditional Branching:

- Conditional branching is obtained by using part of the microinstruction to select a specific status bit in order to determine its condition.
- The status conditions are special bits in the system that provide parameter information such as the carry-out of an adder, the sign bit of a number, the mode bits of an instruction, and i/o status conditions.
- The status bits, together with the field in the microinstruction that specifies a branch address, control the branch logic.

- > The branch logic tests the condition, if met then branches, otherwise, increments the CAR.
- If there are 8 status bit conditions, then 3 bits in the microinstruction are used to specify the condition and provide the selection variables for the multiplexer.
- For unconditional branching, fix the value of one status bit to be one load the branch address from control memory into the CAR.

Mapping of Instruction:

- A special type of branch exists when a microinstruction specifies a branch to the first word in control memory where a microprogram routine is located.
- The status bits for this type of branch are the bits in the opcode.
- Assume an opcode of four bits and a control memory of 128 locations. The mapping process converts the 4-bit opcode to a 7-bit address for control memory shown in below figure.




- Mapping consists of placing a 0 in the most significant bit of the address, transferring the four operation code bits, and clearing the two least significant bits of the control address register.
- > This provides for each computer instruction a microprogram routine with a capacity of four microinstructions.

Subroutines:


- > Subroutines are programs that are used by other routines to accomplish a particular task and can be called from any point within the main body of the microprogram.
- Frequently many microprograms contain identical section of code.
- Microinstructions can be saved by employing subroutines that use common sections of microcode.
- Microprograms that use subroutines must have a provision for storing the return address during a subroutine call and restoring the address during a subroutine return.
- A subroutine register is used as the source and destination for the addresses

3. Microprogram Example:

- The process of code generation for the control memory is called *microprogramming*.
- > The block diagram of the computer configuration is shown in below figure.
- > Two memory units:
 - Main memory stores instructions and data
 - Control memory stores microprogram
- Four processor registers
 - Program counter PC
 - Address register AR
 - Data register DR
 - Accumulator register AC
- > Two control unit registers
 - Control address register CAR
 - Subroutine register SBR
- > Transfer of information among registers in the processor is through MUXs rather than a bus.



➤ The computer instruction format is shown in below figure.



- Three fields for an instruction:
 - 1-bit field for indirect addressing
 - 4-bit opcode
 - 11-bit address field
- > The example will only consider the following 4 of the possible 16 memory instructions

Symbol	Opcode	Description			
ADD	0000	$AC \leftarrow AC + M [EA]$			
BRANCH	0001	If $(AC < 0)$ then $(PC \leftarrow EA)$			
STORE	0010	$M[EA] \leftarrow AC$			
EXCHANGE	0011	$AC \leftarrow M[EA], M[EA] \leftarrow AC$			

> The microinstruction format for the control memory is shown in below figure.

3	3	3	2	2	7
F1	F2	F3	CD	BR	AD

F1, F2, F3: Microoperation fields

CD: Condition for branching

BR: Branch field

AD: Address field

Figure 7-6 Microinstruction code format (20 bits).

- > The microinstruction format is composed of 20 bits with four parts to it
 - Three fields F1, F2, and F3 specify microoperations for the computer [3 bits each]
 - The CD field selects status bit conditions [2 bits]
 - The BR field specifies the type of branch to be used [2 bits]
 - The AD field contains a branch address [7 bits]
- Each of the three microoperation fields can specify one of seven possibilities.
- > No more than three microoperations can be chosen for a microinstruction.
- ➤ If fewer than three are needed, the code 000 = NOP.
- > The three bits in each field are encoded to specify seven distinct microoperations listed in below table.

F1	Microoperation	Symbol	
000	None	NOP	
001	$AC \leftarrow AC + DR$	ADD	
010	$AC \leftarrow 0$	CLRAC	
011	$AC \leftarrow AC + 1$	INCAC	
100	$AC \leftarrow DR$	DRTAC	
101	$AR \leftarrow DR(0-10)$	DRTAR	
110	$AR \leftarrow PC$	PCTAR	
111	$M[AR] \leftarrow DR$	WRITE	

F2	Microoperation	Symbol		
000	None	NOP		
001	$AC \leftarrow AC - DR$	SUB		
010	$AC \leftarrow AC \lor DR$	OR		
011	$AC \leftarrow AC \land DR$	AND		
100	$DR \leftarrow M[AR]$	READ		
101	$DR \leftarrow AC$	ACTDR		
110	$DR \leftarrow DR + 1$	INCDR		
111	$DR(0-10) \leftarrow PC$	PCTDR		

F3	Microoperation	Symbol
000	None	NOP
001	$AC \leftarrow AC \oplus DR$	XOR
010	$AC \leftarrow \overline{AC}$	COM
011	$AC \leftarrow \text{shl } AC$	SHL
100	$AC \leftarrow \text{shr } AC$	SHR
101	$PC \leftarrow PC + 1$	INCPC
110	$PC \leftarrow AR$	ARTPC
111	Reserved	

- > Five letters to specify a transfer-type microoperation
 - First two designate the source register
 - Third is a 'T'
 - Last two designate the destination register
 AC ← DR F1 = 100 = DRTAC
- > The condition field (CD) is two bits to specify four status bit conditions shown below

Condition	Symbol	Comments
Always = 1	U	Unconditional branch
DR(15)	I	Indirect address bit
AC(15)	S	Sign bit of AC
AC = 0	Z	Zero value in AC
	Always = 1 $DR(15)$ $AC(15)$	$Always = 1 \qquad U$ $DR(15) \qquad I$ $AC(15) \qquad S$

The branch field (BR) consists of two bits and is used with the address field to choose the address of the next microinstruction.

BR	Symbol	Function
00	JMP	$CAR \leftarrow AD$ if condition = 1
01	CALL	$CAR \leftarrow CAR + 1$ if condition = 0 $CAR \leftarrow AD$, $SBR \leftarrow CAR + 1$ if condition = 1
10 11	RET MAP	$CAR \leftarrow CAR + 1$ if condition = 0 $CAR \leftarrow SBR$ (Return from subroutine) $CAR(2-5) \leftarrow DR(11-14)$, $CAR(0,1,6) \leftarrow 0$

- Each line of an assembly language microprogram defines a symbolic microinstruction and is divided into five parts
 - 1. The label field may be empty or it may specify a symbolic address. Terminate with a colon (:).
 - 2. The microoperations field consists of 1-3 symbols, separated by commas. Only one symbol from each field. If NOP, then translated to 9 zeros
 - 3. The condition field specifies one of the four conditions
 - 4. The branch field has one of the four branch symbols
 - 5. The address field has three formats
 - a. A symbolic address must also be a label
 - b. The symbol NEXT to designate the next address in sequence
 - c. Empty if the branch field is RET or MAP and is converted to 7 zeros
- The symbol ORG defines the first address of a microprogram routine.
- ➤ ORG 64 places first microinstruction at control memory 1000000.

Fetch Routine:

- The control memory has 128 locations, each one is 20 bits.
- ➤ The first 64 locations are occupied by the routines for the 16 instructions, addresses 0-63.
- > Can start the fetch routine at address 64.
- ➤ The fetch routine requires the following three microinstructions (locations 64-66).
- > The microinstructions needed for fetch routine are:

$$AR \leftarrow PC$$

$$DR \leftarrow M[AR], \quad PC \leftarrow PC + 1$$

$$AR \leftarrow DR(0-10), \quad CAR(2-5) \leftarrow DR(11-14), \quad CAR(0,1,6) \leftarrow 0$$

> It's Symbolic microprogram:

It's Binary microprogram:

Binary Address	F1	F2	F3	CD	BR	AD
1000000	110	000	000	00	00	1000001
1000001	000	100	101	00	00	1000010
1000010	101	000	000	00	11	0000000

4. Design of control Unit:

- The control memory out of each subfield must be decoded to provide the distinct microoperations.
- > The outputs of the decoders are connected to the appropriate inputs in the processor unit.
- The below figure shows the three decoders and some of the connections that must be made from their outputs.




Figure 7-7 Decoding of microoperation fields.

- The three fields of the microinstruction in the output of control memory are decoded with a 3x8 decoder to provide eight outputs.
- Each of the output must be connected to proper circuit to initiate the corresponding microoperation as specified in previous topic.
- When F1 = 101 (binary 5), the next pulse transition transfers the content of DR (0-10) to AR.
- ➤ Similarly, when F1= 110 (binary 6) there is a transfer from PC to AR (symbolized by PCTAR). As shown in Fig, outputs 5 and 6 of decoder F1 are connected to the load input of AR so that when either one of these outputs is active, information from the multiplexers is transferred to AR.
- The multiplexers select the information from DR when output 5 is active and from PC when output 5 is inactive.
- The transfer into AR occurs with a clock transition only when output 5 or output 6 of the decoder is active
- For the arithmetic logic shift unit the control signals are instead of coming from the logical gates, now these inputs will now come from the outputs of AND, ADD and DRTAC respectively.

Microprogram Sequencer:

- > The basic components of a microprogrammed control unit are the control memory and the circuits that select the next address.
- The address selection part is called a microprogram sequencer.
- The purpose of a microprogram sequencer is to present an address to the control memory so that a microinstruction may be read and executed.
- The next-address logic of the sequencer determines the specific address source to be loaded into the control address register.
- > The block diagram of the microprogram sequencer is shown in below figure.
- > The control memory is included in the diagram to show the interaction between the sequencer and the memory attached to it.
- > There are two multiplexers in the circuit.
 - The first multiplexer selects an address from one of four sources and routes it into control address register CAR.
 - The second multiplexer tests the value of a selected status bit and the result of the test is applied to an input logic circuit.
- The output from CAR provides the address for the control memory.

- The content of CAR is incremented and applied to one of the multiplexer inputs and to the subroutine register SBR.
- The other three inputs to multiplexer come from
 - o The address field of the present microinstruction
 - o From the out of SBR
 - o From an external source that maps the instruction
- The CD (condition) field of the microinstruction selects one of the status bits in the second multiplexer.
- If the bit selected is equal to 1, the T variable is equal to 1; otherwise, it is equal to 0.
- > The T value together with two bits from the BR (branch) field goes to an input logic circuit.
- > The input logic in a particular sequencer will determine the type of operations that are available in the unit.




Figure 7-8 Microprogram sequencer for a control memory.

- \triangleright The input logic circuit in above figure has three inputs I_0 , I_1 , and I_2 , and three outputs, I_3 , and I_4 .
- ➤ Variables S₀ and S₁ select one of the source addresses for CAR. Variable L enables the load input in SBR.
- > The binary values of the selection variables determine the path in the multiplexer.
- For example, with $S_1, S_0 = 10$, multiplexer input number 2 is selected and establishes transfer path from SBR to CAR.
- The truth table for the input logic circuit is shown in Table below.

BR		Input		MU	X 1	Load SBR	
Fi	eld	I_1	I_0	T	S_1	S_0	L
0	0	0	0	0	0	0	0
0	0	0	0	1	0	1	0
0	1	0	1	0	0	0	0
0	1	0	1	1	0	1	1
1	0	1	0	×	1	0	0
1	1	1	1	×	1	1	0

- \triangleright Inputs I₁ and I₀ are identical to the bit values in the BR field.
- \triangleright The bit values for S₁ and S₀ are determined from the stated function and the path in the multiplexer that establishes the required transfer.
- The subroutine register is loaded with the incremented value of CAR during a call microinstruction (BR = 01) provided that the status bit condition is satisfied (T = 1).
- > The truth table can be used to obtain the simplified Boolean functions for the input logic circuit:

$$S_1 = I_1$$

 $S_0 = I_1 I_0 + I_1 T$
 $L = I_1 T I_0$

COMPUTER ARITHMETIC

Introduction:

Data is manipulated by using the arithmetic instructions in digital computers. Data is manipulated to produce results necessary to give solution for the computation problems. The Addition, subtraction, multiplication and division are the four basic arithmetic operations. If we want then we can derive other operations by using these four operations.

To execute arithmetic operations there is a separate section called arithmetic processing unit in central processing unit. The arithmetic instructions are performed generally on binary or decimal data. Fixed-point numbers are used to represent integers or fractions. We can have signed or unsigned negative numbers. Fixed-point addition is the simplest arithmetic operation.

If we want to solve a problem then we use a sequence of well-defined steps. These steps are collectively called algorithm. To solve various problems we give algorithms.

In order to solve the computational problems, arithmetic instructions are used in digital computers that manipulate data. These instructions perform arithmetic calculations.


And these instructions perform a great activity in processing data in a digital computer. As we already stated that with the four basic arithmetic operations addition, subtraction, multiplication and division, it is possible to derive other arithmetic operations and solve scientific problems by means of numerical analysis methods.


A processor has an arithmetic processor(as a sub part of it) that executes arithmetic operations. The data type, assumed to reside in processor, registers during the execution of an arithmetic instruction. Negative numbers may be in a signed magnitude or signed complement representation. There are three ways of representing negative fixed point - binary numbers signed magnitude, signed 1"s complement or signed 2"s complement. Most computers use the signed magnitude representation for the mantissa.

<u>Addition and Subtraction:</u>

Addition and Subtraction with Signed -Magnitude Data

We designate the magnitude of the two numbers by A and B. Where the signed numbers are added or subtracted, we find that there are eight different conditions to consider, depending on the sign of the numbers and the operation performed. These conditions are listed in the first column of Table 4.1. The other columns in the table show the actual operation to be performed with the magnitude of the numbers. The last column is needed to present a negative zero. In other words, when two equal numbers are subtracted, the result should be +0 not -0. The algorithms for addition and subtraction are derived from the table and can be stated as follows (the words parentheses should be used for the





Algorithm:

☐ The flowchart is shown in Figure 7.1. The two signs A, and B, are compared by an exclusive-OR gate.

If the output of the gate is 0 the signs are identical; If it is 1, the signs are different.

	For an add operation, identical signs dictate that the magnitudes be added. For a subtract operation, different signs dictate that the magnitudes be added.
	The magnitudes are added with a microoperation $EA\ A+B$, where EA is a register that combines E and A . The carry in E after the addition constitutes an overflow if it is equal to 1. The value of E is transferred into the add-overflow flip-flop AVF.
	The two magnitudes are subtracted if the signs are different for an add operation or identical for a subtract operation. The magnitudes are subtracted by adding A to the 2's complemented B. No overflow can occur if the numbers are subtracted so AVF is cleared to 0.
	1 in E indicates that $A >= B$ and the number in A is the correct result. If this numbs is zero, the sign A must be made positive to avoid a negative zero.
	0 in E indicates that $A < B$. For this case it is necessary to take the 2's complement of the value in A. The operation can be done with one micro operation $A A' + 1$.
	However, we assume that the A register has circuits for micro operations complement and increment, so the 2's complement is obtained from these two micro operations.
	In other paths of the flowchart, the sign of the result is the same as the sign of A . so no change in A is required. However, when $A < B$, the sign of the result is the complement of the original sign of A . It is then necessary to complement A , to obtain the correct sign.
	The final result is found in register A and its sign in As. The value in AVF provides an overflow indication. The final value of E is immaterial.
	Figure 7.2 shows a block diagram of the hardware for implementing the addition and subtraction operations.
	It consists of registers A and B and sign flip-flops Asand Bs. Subtraction is done by adding A to the 2's complement of B.
	The output carry is transferred to flip-flop E , where it can be checked to determine the relative magnitudes of two numbers.
	The add-overflow flip-flop AVF holds the overflow bit when A and B are added.
	The A register provides other micro operations that may be needed when wespecify the sequence of steps in the algorithm.





Figure 10-2 Flowchart for add and subtract operations.

Multiplication Algorithm:

In the beginning, the multiplicand is in B and the multiplier in Q. Their corresponding signs are in Bs and Qs respectively. We compare the signs of both A and Q and set to corresponding sign of the product since a double-length product will be stored in registers A and Q. Registers A and E are cleared and the sequence counter SC is set to the number of bits of the multiplier. Since an operand must be stored with its sign, one bit of the word will be occupied by the sign and the magnitude will consist of n-1 bits.

Now, the low order bit of the multiplier in Qn is tested. If it is 1, the multiplicand (B) is added to present partial product (A), 0 otherwise. Register EAQ is then shifted once to the right to form the new partial product. The sequence counter is decremented by 1 and its new value checked. If it is not equal to zero, the process is repeated and a new partial product is formed. When SC = 0 we stops the process.



C	A	Q	M		
0	0000	1101	1011	Initial	l Values
0	1011	1101	1011	Add	First
	0101	1110	1011	Shift	Cycle
0	0010	1111	1011	Shift	Second Cycle
0	1101	1111	1011	Add	Third
	0110	1111	1011	Shift	Cycle
1	0001	1111	1011	Add	Fourth
	1000	1111	1011	Shift	Cycle




Figure: Flowchart for multiply operation.

Booth's algorithm:


- □ Booth algorithm gives a procedure for multiplying binaryintegers in signed- 2"s complement representation.
- ☐ It operates on the fact that strings of 0"s in the multiplier require no addition but just


shifting, and a string of 1"s in the multiplier from bit weight 2^k to weight 2^m can be treated as $2^{k+1}-2^m$.

- For example, the binary number 001110 (+14) has a string 1"s from 2^3 to 2^1 (k=3, m=1). The number can be represented as $2^{k+1} 2^m = 2^4 2^1 = 16 2 = 14$. Therefore, the multiplication M X 14, where M is the multiplicand and 14 the multiplier, can be done as M X $2^4 M$ X 2^1 .
- ☐ Thus the product can be obtained by shifting the binary multiplicand M four times to the left and subtracting M shifted left once.

Hardware for Booth Algorithm

- Sign bits are not separated from the rest of the registers
- rename registers A,B, and Q as AC,BR and QR respectively
- Q_n designates the least significant bit of the multiplier in register QR
- Flip-flop Qn+1 is appended to QR to facilitate a double bit inspection of the multiplier





☐ As in all multiplication schemes, booth algorithm requires examination of the multiplier bits and shifting of partial product.

- □ Prior to the shifting, the multiplicand may be added to the partial product, subtracted from the partial, or left unchanged according to the following rules:
 - 1. The multiplicand is subtracted from the partial product upon encountering the first least significant 1 in a string of 1"s in the multiplier.
 - 2. The multiplicand is added to the partial product upon encountering the first 0 in a string of 0"s in the multiplier.
 - 3. The partial product does not change when multiplier bit is identical to the previous multiplier bit.
- ☐ The algorithm works for positive or negative multipliers in 2"s complement representation.
- ☐ This is because a negative multiplier ends with a string of 1"s and the last operation will be a subtraction of the appropriateweight.
- ☐ The two bits of the multiplier in Qn and Qn+1 are inspected.
- ☐ If the two bits are equal to 10, it means that the first 1 in a string of 1 's has been encountered. This requires a subtraction of the multiplicand from the partial product in AC.
- ☐ If the two bits are equal to 01, it means that the first 0 in a string of 0's has been encountered. This requires the addition of the multiplicand to the partial product in AC.
- ☐ When the two bits are equal, the partial product does not change.

Division Algorithms

Division of two fixed-point binary numbers in signed magnitude representation is performed with paper and pencil by a process of successive compare, shift and subtract operations. Binary division is much simpler than decimal division because here the quotient digits are either 0 or 1 and there is no need to estimate how many times the dividend or partial remainder fits into the divisor. The division process is described in Figure


Divisor
$$1101 \sqrt{\frac{000010101}{100010010}}$$
 Quotient Dividend $-\frac{1101}{100000}$ Dividend $-\frac{-1101}{1110}$ Remainder

The devisor is compared with the five most significant bits of the dividend. Since the 5-bit number is smallerthan B, we again repeat the same process. Now the 6-bit number is greater than B, so we place a 1 for the quotient bit in the sixth position above the dividend. Now we shift the divisor once to the right and subtract it from the dividend. The difference is known as a partial remainder because the division could have stopped here to obtain a quotient of 1 and a remainder equal to the partial remainder. Comparing a partial remainder with the divisor continues the process. If the partial remainder is greater than or equal to the divisor, the quotient bit is equal to 1. The divisor is then shifted right and subtracted from the partialremainder. If the partial remainder is smaller than the divisor, the quotient bit is 0 and no subtraction is needed. The divisor is shifted once to the right in any case. Obviously the result gives both a quotient and a remainder.


Hardware Implementation for Signed-Magnitude Data

In hardware implementation for signed-magnitude data in a digital computer, it is convenient to change the process slightly. Instead of shifting the divisor to the right, two dividends, or partial remainders, are shifted to the left, thus leaving the two numbers in the required relative position. Subtraction is achieved by adding A to the 2's complement of B. End carry gives the information about the relative magnitudes.

The hardware required is identical to that of multiplication. Register EAQ is now shifted to the left with 0 inserted into Qn and the previous value of E is lost. The example is given in Figure 4.10 to clear the proposed division process. The divisor is stored in the B register and the double-length dividend is stored in registers A and Q. The dividend is shifted to the left and the divisor is subtracted by adding its 2's complement value. E



\Algorithm:



Computer Organization

Prof. H. Yoon

Example of Binary Division with Digital Hardware

Divisor 8 = 10001	354.55	$\overline{B} + 1 = 01111$	(name of	100-400-5	
	Œ	\sim		50	
Dividend:	2075	01110	00000	SC S	
shl EAQ	0	11100	00000		
add B + 1		01111			
E = 1	1	01011			
Set Q = 1	1	01011-	00001	4	
shl EAQ	0	10110	00010		
Add B + 1		01111			
E = 1	1	00101			
Set Q = 1	1 1 0	00101	00011	3	
shi EAQ	0	01010	00110		
Add $\overline{B} + 1$		01111			
E = Q; leave $Q = 0$	0	11001	00110		
Add B		10001		2	
Restore remainder	1	01010			
shl EAQ	0	10100	01100		
Add g + I		01111			
E = 1	1	00011			
$Set Q_i = 1$	0	00011	01101	1	
ShIEAQ	0	00110	11010		
Add g + 1		01111			
$E = 0$; leave $Q_i = 0$	0	10101	11010		
Add 8		10001			
Restore remainder	1	00110	11010	0	
Neglect E					
Remainder in A:		00110			
Quotient in Q:			11010		

In many high-level programming languages we have a facility for specifying floating-point numbers. The most common way is by a real declaration statement. High level programming languages must have a provision for handling floating-point arithmetic operations. The operations are generally built in the internal hardware. If no hardware is available, the compiler must be designed with a package of floating-point software subroutine. Although the hardware method is more expensive, it is much more efficient than the software method. Therefore, floating- point hardware is included in most computers and is omitted only in very small ones.

Basic Considerations:

There are two part of a floating-point number in a computer - a mantissa m and an exponent e. The two parts represent a number generated frommultiplying m times a radix r raised to the value of e. Thus

The mantissa may be a fraction or an integer. The position of the radix point and the value of the radix r are not included in the registers. For example, assume a fraction representation and a radix 10. The decimal number 537.25 is represented in a register with m = 53725 and e = 3 and is interpreted to represent the floating-point number

$$.53725 \times 10^{3}$$

A floating-point number is said to be normalized if the most significant digit of the mantissa in nonzero. So the mantissa contains the maximum possible number of significant digits. We cannot normalize a zero because it does not have a nonzero digit. It is represented in floating-point by all 0"sin the mantissa and exponent.

Floating-point representation increases the range of numbers for a given register. Consider a computer with 48-bit words. Since one bit must be reserved for the sign, the range of fixed-point integer numbers will be $+(24^7-1)$, which is approximately $+101^4$. The 48 bits can be used to represent a floating-point number with 36 bits for the mantissa and 12 bits for the exponent. Assuming fraction representation for the mantissa and taking the two sign bits into consideration, the range of numbers that can be represented is

$$+(1-2^{-35}) \times 2^{2047}$$

This number is derived from a fraction that contains 35 1"s, an exponent of 11 bits (excluding its sign), and because $2^{11}-1 = 2047$. The largest number that can be accommodated is approximately 10^{615} . The mantissa that can accommodated is 35 bits (excluding the sign) and if considered as aninteger it can store a number as large as $(2^{35} - 1)$. This is approximately equal to 10^{10} , which is equivalent to a decimal number of 10 digits.

Computers with shorter word lengths use two or more words to represent a floating-point number. An 8-bit microcomputer uses four words to represent one floating-point number. One word of 8 bits are reserved forthe exponent and the 24 bits of the other three words are used in the mantissa.

Arithmetic operations with floating-point numbers are more complicated than with fixed-point numbers. Their execution also takes longer time and requires more complex hardware. Adding or subtracting two numbers requires first an alignment of the radix point since the exponent parts must be made equal before adding or subtracting the mantissas. We do this alignment by shifting one mantissa while its exponent is adjusted until it becomes equal to the other exponent. Consider the sum of the following floating-point numbers:

.5372400 x 10²

 $+ .1580000 \times 10^{-1}$

Floating-point multiplication and division need not do an alignment of the mantissas. Multiplying the two mantissas and adding the exponents can form the product. Dividing the mantissas and subtracting the exponents perform division.

The operations done with the mantissas are the same as in fixed-point numbers, so the two can share the same registers and circuits. The operations performed with the exponents are compared and incremented (for aligning the mantissas), added and subtracted (for multiplication) and division), and decremented (to normalize the result). We can represent the exponent in any one of the three representations - signed-magnitude, signed2"s complement or signed 1"s complement.

Biased exponents have the advantage that they contain only positive numbers. Now it becomes simpler to compare their relative magnitudewithout bothering about their signs. Another advantage is that the smallest possible biased exponent contains all zeros. The floating-point representation of zero is then a zero mantissa and the smallest possible exponent.

Register Configuration

The register configuration for floating-point operations is shown in figure 4.13. As a rule, the same registers and adder used for fixed-point arithmeticare used for processing the mantissas. The difference lies in the way the exponents are handled.

The register organization for floating-point operations is shown in Fig. 4.13. Three registers are there, BR, AC, and QR. Each register is subdivided into two parts. The mantissa part has the same uppercase letter symbols as in fixed-point representation. The exponent part may use corresponding lower-case letter symbol.




Figure 4.13: Registers for Floating Point arithmetic operations

Assuming that each floating-point number has a mantissa in signed- magnitude representation and a biased exponent. Thus the AC has a mantissa whose sign is in As, and a magnitude that is in A. The diagram shows the most significant bit of A, labeled by A1. The bit in his position must be a 1 to normalize the number. Note that the symbol AC represents the entire register, that is, the concatenation of As, A and a.

In the similar way, register BR is subdivided into Bs, B, and b and QR into

Qs, Q and q. A parallel-adder adds the two mantissas and loads the sum into A and the carry into E. A separate parallel adder can be used for the exponents. The exponents do not have a district sign bit because they are biased but are represented as a biased positive quantity. It is assumed that the floating- point number are so large that the chance of an exponent overflow is very remote and so the exponent overflow will be neglected. The exponents are also connected to a magnitude comparator that provides three binary outputs to indicate their relative magnitude.

The number in the mantissa will be taken as a fraction, so they binary point is assumed to reside to the left of the magnitude part. Integer representation for floating point causes certain scaling problems during multiplication and division. To avoid these problems, we adopt a fraction representation.

The numbers in the registers should initially be normalized. After each arithmetic operation, the result will be normalized. Thus all floating-point operands are always normalized.

<u>Addition and Subtraction of Floating Point Numbers</u>

During addition or subtraction, the two floating-point operands are kept in AC and BR. The sum or difference is formed in the AC. The algorithm canbe divided into four consecutive parts:


- 1. Check for zeros.
- 2. Align the mantissas.
- 3. Add or subtract the mantissas
- 4. Normalize the result


A floating-point number cannot be normalized, if it is 0. If this number is used for computation, the result may also be zero. Instead of checking for zeros during the normalization process we check for zeros at the beginning and terminate the process if necessary. The alignment of the mantissas must be carried out prior to their operation. After the mantissas are added or subtracted, the result may be unnormalized. The normalization procedure ensures that the result is normalized before it is transferred to memory.

If the magnitudes were subtracted, there may be zero or may have an underflow in the result. If the mantissa is equal to zero the entire floating-point number in the AC is cleared to zero. Otherwise, the mantissa must have at least one bit that is equal to 1. The mantissa has an underflow if the most significant bit in position A1, is 0. In that case, the mantissa is shifted left and the exponent decremented. The bit in A1 is checked again and the process is repeated until A1 = 1. When A1

= 1, the mantissa is normalized and the operation is completed.


Floating Point Addition / Subtraction






Multiplication:

Computer Arithmetic Floating Point Arithmetic



Computer Organization

Prof. H. Yoon



Fixed Point and Floating Point Number Representations

Digital Computers use **Binary number system** to represent all types of information inside the computers. Alphanumeric characters are represented using binary bits (i.e., 0 and 1). Digital representations are easier to design, storage is easy, accuracy and precision are greater.

There are various types of number representation techniques for digital number representation, for example: Binary number system, **octal number system**, **decimal number system**, and **hexadecimal number system** etc. But Binary number system is most relevant and popular for representing numbers in digital computer system.

Storing Real Number

These are structures as following below -

Unsigned integer	Integer
Signed integer	Sign Integer
Unsigned fixed point	Integer Fraction
Signed fixed point	Sign Integer Fraction
Floating point	Sign Exponent Sign Mantissa
Variable length	Sign Size Digits
Unsigned rational	Numerator Denominator
Signed rational	Sign Numerator Denominator

There are two major approaches to store real numbers (i.e., numbers with fractional component) in modern computing. These are (i) Fixed Point Notation and (ii) Floating Point Notation. In fixed point notation, there are a fixed number of digits after the decimal point, whereas floating point number allows for a varying number of digits after the decimal point.

Fixed-Point Representation –

This representation has fixed number of bits for integer part and for fractional part. For example, if given fixed-point representation is IIII.FFFF, then you can store minimum value is 0000.0001 and maximum value is 9999.9999. There are three parts of a fixed-point number representation: the sign field, integer field, and fractional field.

We can represent these numbers using:

- Signed representation: range from $-(2^{(k-1)}-1)$ to $(2^{(k-1)}-1)$, for k bits.
- 1's complement representation: range from $-(2^{(k-1)}-1)$ to $(2^{(k-1)}-1)$, for k bits.
- 2's complementation representation: range from $-(2^{(k-1)})$ to $(2^{(k-1)}-1)$, for k bits.

2's complementation representation is preferred in computer system because of unambiguous property and easier for arithmetic operations.

Example –Assume number is using 32-bit format which reserve 1 bit for the sign, 15 bits for the integer part and 16 bits for the fractional part.

Then, -43.625 is represented as following:

1	00000000101011	10100000000000000
Sign bit	Integer part	Fractional part

Where, 0 is used to represent + and 1 is used to represent. 00000000101011 is 15 bit binary value for decimal 43 and 1010000000000000 is 16 bit binary value for fractional 0.625.

The advantage of using a <u>fixed-point representation</u> is performance and disadvantage is relatively limited range of values that they can represent. So, it is usually inadequate for numerical analysis as it does not allow enough numbers and accuracy. A number whose representation exceeds 32 bits would have to be stored inexactly.

Smallest	0	0000000000000000	0000000000000001
	Sign bit	Integer part	Fractional part
Largest	0	111111111111111	1111111111111111
	Sign bit	Integer part	Fractional part

These are above smallest positive number and largest positive number which can be store in 32-bit representation as given above format. Therefore, the smallest positive number is $2^{-16} \approx$

0.000015 approximate and the largest positive number is $(2^{15}-1)+(1-2^{-16})=2^{15}(1-2^{-16})=32768$, and gap between these numbers is 2^{-16} .


We can move the radix point either left or right with the help of only integer field is 1.

Floating-Point Representation -

This representation does not reserve a specific number of bits for the integer part or the fractional part. Instead it reserves a certain number of bits for the number (called the mantissa or signific and) and a certain number of bits to say where within that number the decimal place sits (called the exponent).

The floating number representation of a number has two part: the first part represents a signed fixed point number called mantissa. The second part of designates the position of the decimal (or binary) point and is called the exponent. The fixed point mantissa may be fraction or an integer. Floating -point is always interpreted to represent a number in the following form: Mxr^e.

Only the mantissa m and the exponent e are physically represented in the register (including their sign). A floating-point binary number is represented in a similar manner except that is uses base 2 for the exponent. A floating-point number is said to be normalized if the most significant digit of the mantissa is 1.



So, actual number is $(-1)^s(1+m)x2^{(e-Bias)}$, where s is the sign bit, m is the mantissa, e is the exponent value, and Bias is the bias number.

Note that signed integers and exponent are represented by either sign representation, or one's complement representation, or two's complement representation.

The floating point representation is more flexible. Any non-zero number can be represented in the normalized form of $\pm (1.b_1b_2b_3...)_2x2^n$ This is normalized form of a number x.

Example —Suppose number is using 32-bit format: the 1 bit sign bit, 8 bits for signed exponent, and 23 bits for the fractional part. The leading bit 1 is not stored (as it is always 1 for a normalized number) and is referred to as a "hidden bit".

Then -53.5 is normalized as $-53.5 = (-110101.1)_2 = (-1.101011) \times 2^5$, which is represented as following below,

1	00000101	101011000000000000000000000000000000000
Sign bit	Exponent part	Mantissa part

Where 00000101 is the 8-bit binary value of exponent value +5.

Note that 8-bit exponent field is used to store integer exponents $-126 \le n \le 127$.

Smallest	0	10000010	000000000000000000000000000000000000000
	Sign bit	Exponent part	Mantissa part
Largest	0	01111111	111111111111111111111111111111111111111
	Sign bit	Exponent part	Mantissa part

The precision of a floating-point format is the number of positions reserved for binary digits plus one (for the hidden bit). In the examples considered here the precision is 23+1=24.

The gap between 1 and the next normalized floating-point number is known as machine epsilon. the gap is $(1+2^{-23})-1=2^{-23}$ for above example, but this is same as the smallest positive floating-point number because of non-uniform spacing unlike in the fixed-point scenario.

Note that non-terminating binary numbers can be represented in floating point representation, e.g., $1/3 = (0.010101 \dots)_2$ cannot be a floating-point number as its binary representation is non-terminating.

IEEE Floating point Number Representation –

IEEE (Institute of Electrical and Electronics Engineers) has standardized Floating-Point Representation as following diagram.

n		.0
Sign bit	Exponent	Mantissa

So, actual number is $(-1)^s(1+m)x2^{(e-Bias)}$, where s is the sign bit, m is the mantissa, e is the exponent value, and Bias is the bias number. The sign bit is 0 for positive number and 1 for negative number. Exponents are represented by or two's complement representation.

According to IEEE 754 standard, the floating-point number is represented in following ways:

- Half Precision (16 bit): 1 sign bit, 5 bit exponent, and 10 bit mantissa
- Single Precision (32 bit): 1 sign bit, 8 bit exponent, and 23 bit mantissa
- Double Precision (64 bit): 1 sign bit, 11 bit exponent, and 52 bit mantissa
- Quadruple Precision (128 bit): 1 sign bit, 15 bit exponent, and 112 bit mantissa

Special Value Representation –

There are some special values depended upon different values of the exponent and mantissa in the IEEE 754 standard.

- All the exponent bits 0 with all mantissa bits 0 represents 0. If sign bit is 0, then +0, else 0.
- All the exponent bits 1 with all mantissa bits 0 represents infinity. If sign bit is 0, then $+\infty$, else $-\infty$.
- All the exponent bits 0 and mantissa bits non-zero represents denormalized number.
- All the exponent bits 1 and mantissa bits non-zero represents error.