Cache Memories

15-213: Introduction to Computer Systems 12th Lecture, October 6th, 2016

Instructor:

Randy Bryant

Today


- Cache memory organization and operation
- Performance impact of caches
 - The memory mountain
 - Rearranging loops to improve spatial locality

Locality

 Principle of Locality: Programs tend to use data and instructions with addresses near or equal to those they have used recently





 Recently referenced items are likely to be referenced again in the near future






 Items with nearby addresses tend to be referenced close together in time






General Cache Concepts


Everything handled in hardware. Invisible to programmer



General Cache Concepts: Hit



General Cache Concepts: Miss



General Caching Concepts: Types of Cache Misses

Cold (compulsory) miss

Cold misses occur because the cache is empty.

Conflict miss


- Most caches limit blocks at level k+1 to a small subset (sometimes a singleton) of the block positions at level k.
 - E.g. Block i at level k+1 must be placed in block (i mod 4) at level k.
- Conflict misses occur when the level k cache is large enough, but multiple data objects all map to the same level k block.
 - E.g. Referencing blocks 0, 8, 0, 8, 0, 8, ... would miss every time.

Capacity miss

 Occurs when the set of active cache blocks (working set) is larger than the cache.

Cache Memories

- Cache memories are small, fast SRAM-based memories managed automatically in hardware
 - Hold frequently accessed blocks of main memory
- CPU looks first for data in cache
- Typical system structure:




What it Really Looks Like

Desktop PC



Source: Dell




Source: PC Magazine

4th Gen Intel® Core™ i7




Source: techreport.com




Source: Dell

What it Really Looks Like (Cont.)





Recap from Lecture 10:

Modern CPU Design




General Cache Organization (S, E, B)






Example: Direct Mapped Cache (E = 1)

Direct mapped: One line per set Assume: cache block size 8 bytes




Example: Direct Mapped Cache (E = 1)

Direct mapped: One line per set Assume: cache block size 8 bytes




Example: Direct Mapped Cache (E = 1)

Direct mapped: One line per set Assume: cache block size 8 bytes



If tag doesn't match: old line is evicted and replaced

Direct-Mapped Cache Simulation



M=16 bytes (4-bit addresses), B=2 bytes/block, S=4 sets, E=1 Blocks/set

Address trace (reads, one byte per read):

0	$[0000_2],$	miss
1	$[0001_{2}],$	hit
7	$[0111_2],$	miss
8	$[1000_{2}],$	miss
0	[0000]	miss

	V	Tag	Block
Set 0	1	0	M[0-1]
Set 1			
Set 2			
Set 3	1	0	M[6-7]