
E-way Set Associative Cache (Here: E = 2)

E = 2: Two lines per set


Assume: cache block size 8 bytes



S sets


E-way Set Associative Cache (Here: E = 2)

E = 2: Two lines per set



E-way Set Associative Cache (Here: E = 2)


E = 2: Two lines per set



No match:

- One line in set is selected for eviction and replacement
- Replacement policies: random, least recently used (LRU), ...

2-Way Set Associative Cache Simulation



M=16 byte addresses, B=2 bytes/block, S=2 sets, E=2 blocks/set

Address trace (reads, one byte per read):

0	$[00\underline{0}0_{2}],$	miss
1	$[0001_{2}],$	hit
7	$[01\underline{1}1_{2}],$	miss
8	$[1000_{2}],$	miss
0	[00002]	hit

Set 0 1 00)]M C)-1]
1 1	3]M C	3-9]

Set 1	1	01	M[6-7]
	0		

What about writes?

Multiple copies of data exist:

L1, L2, L3, Main Memory, Disk

What to do on a write-hit?

- Write-through (write immediately to memory)
- Write-back (defer write to memory until replacement of line)
 - Need a dirty bit (line different from memory or not)

What to do on a write-miss?

- Write-allocate (load into cache, update line in cache)
 - Good if more writes to the location follow
- No-write-allocate (writes straight to memory, does not load into cache)

Typical

- Write-through + No-write-allocate
- Write-back + Write-allocate

Why Index Using Middle Bits?

Direct mapped: One line per set Assume: cache block size 8 bytes





Illustration of Indexing Approaches


- 64-byte memory
 - 6-bit addresses
- 16 byte, direct-mapped cache
- **■** Block size = 4 (4 sets)
- 2 bits tag, 2 bits index, 2 bits offset




		0000xx
		0001xx
		0010xx
		0011xx
		0100xx
		0101xx
		0110xx
		0111xx
		1000xx
		1001xx
		1010xx
		1011xx
		1100xx
		1101xx
		1110xx
		1111xx

Middle Bit Indexing


- Addresses of form TTSSBB
 - **TT** Tag bits
 - Set index bits
 - BB Offset bits
- Makes good use of spatial locality






High Bit Indexing


- Addresses of form SSTTBB
 - Set index bits
 - **TT** Tag bits
 - BB Offset bits
- Program with high spatial locality would generate lots of conflicts





Intel Core i7 Cache Hierarchy

Processor package



L1 i-cache and d-cache:

32 KB, 8-way, Access: 4 cycles

L2 unified cache:

256 KB, 8-way, Access: 10 cycles

L3 unified cache:

8 MB, 16-way, Access: 40-75 cycles


Block size: 64 bytes for

all caches.

.


Example: Core i7 L1 Data Cache

32 kB 8-way set associative 64 bytes/block 47 bit address range



.4	نم ا	maiary
He	Dec	imary Binary
0	0	0000
1	1	0001
1 2 3	2 3	0010
3	3	0011
4	4	0100
5	5 6 7	0101
6	6	0110
6 7 8	7	0111
8	8	1000
9	9	1001
A	10	1010
B	11	1011
C D	12	1100
D	13	1101
E	14	1110
F	15	1111

Address of word:



Block offset: . bits Set index: . bits

Tag: . bits

Stack Address:

0x00007f7262a1e010

Block offset: 0x??

Set index: 0x??

Tag: 0x??

· 10-

Example: Core i7 L1 Data Cache

32 kB 8-way set associative 64 bytes/block


47 bit address range

$$B = 64$$

$$S = 64$$
, $s = 6$


$$E = 8, e = 3$$

$$C = 64 \times 64 \times 8 = 32,768$$



_4	Dec	Binary
He	O ₆	Bill
0		0000
0 1 2 3 4 5 6 7 8 9 A	0 1 2 3 4 5 6 7	0001
2	2	0010
3	3	0011
4	4	0100
5	5	0101
6	6	0110
7	7	0111
8	8	1000
9	9	1001
A	10	1010
В	11	1011
С	12	1100
B C D	13	1101
	14	1110
F	15	1111

Address of word:



Block offset: 6 bits

Set index: 6 bits

Tag: 35 bits



Block offset: 0x10

Set index: 0×0

Tag: 0x7f7262a1e

Cache Performance Metrics

Miss Rate

- Fraction of memory references not found in cache (misses / accesses)
 - = 1 hit rate
- Typical numbers (in percentages):
 - 3-10% for L1
 - can be quite small (e.g., < 1%) for L2, depending on size, etc.

Hit Time

- Time to deliver a line in the cache to the processor
 - includes time to determine whether the line is in the cache
- Typical numbers:
 - 4 clock cycle for L1
 - 10 clock cycles for L2

Miss Penalty

- Additional time required because of a miss
 - typically 50-200 cycles for main memory (Trend: increasing!)

Let's think about those numbers

- Huge difference between a hit and a miss
 - Could be 100x, if just L1 and main memory
- Would you believe 99% hits is twice as good as 97%?
 - Consider: cache hit time of 1 cycle miss penalty of 100 cycles
 - Average access time:

```
97% hits: 1 cycle + 0.03 x 100 cycles = 4 cycles
```

99% hits: 1 cycle + 0.01 x 100 cycles = 2 cycles

■ This is why "miss rate" is used instead of "hit rate"

Writing Cache Friendly Code

- Make the common case go fast
 - Focus on the inner loops of the core functions
- Minimize the misses in the inner loops
 - Repeated references to variables are good (temporal locality)
 - Stride-1 reference patterns are good (spatial locality)

Key idea: Our qualitative notion of locality is quantified through our understanding of cache memories