


IRFB3256PbF

HEXFET® Power MOSFET

Applications


- High Efficiency Synchronous Rectification in SMPS
- Uninterruptible Power Supply
- High Speed Power Switching
- Hard Switched and High Frequency Circuits



V _{DSS}	60V
R _{DS(on)} typ.	$\mathbf{2.7m}\Omega$
max.	$\mathbf{3.4m}\Omega$
I _{D (Silicon Limited)}	206A
I _{D (Package Limited)}	75A

Benefits

- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche SOA
- Enhanced body diode dV/dt and dI/dt Capability
- Lead-Free



G	D	S
Gate	Drain	Source

Absolute Maximum Ratings

Symbol	Parameter	Max.	Units
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V (Silicon Limited)	206	
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V (Silicon Limited)	172	
I _D @ T _C = 25°C Continuous Drain Current, V _{GS} @ 10V (Package Limited)		75	A
I _{DM}	Pulsed Drain Current ①	820	
$P_D @ T_C = 25^{\circ}C$	Maximum Power Dissipation	300	W
	Linear Derating Factor	2.0	W/°C
V_{GS}	Gate-to-Source Voltage	± 20	V
dv/dt	Peak Diode Recovery ③	3.3	V/ns
T _J	Operating Junction and	-55 to + 175	
T _{STG}	Storage Temperature Range		°C
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	
	Mounting torque, 6-32 or M3 screw	10lbf·in (1.1N·m)	

Avalanche Characteristics

E _{AS}	Single Pulse Avalanche Energy (Thermally Limited) ②	340	mJ
I _{AR}	Avalanche Current ①	See Fig. 14, 15, 22a, 22b	Α
E _{AR}	Repetitive Avalanche Energy ①		mJ

Thermal Resistance

Symbol	Parameter	Тур.	Max.	Units
$R_{\theta JC}$	Junction-to-Case ⑦ ®		0.50	°C/W
$R_{\theta CS}$	Case-to-Sink, Flat Greased Surface	0.50		
$R_{\theta JA}$	Junction-to-Ambient		62	

Static @ T_J = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	60			V	$V_{GS} = 0V, I_{D} = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		29		mV/°C	Reference to 25°C, I _D = 1.0mA①
R _{DS(on)}	Static Drain-to-Source On-Resistance		2.7	3.4	mΩ	$V_{GS} = 10V, I_D = 75A ext{ } ext$
$V_{GS(th)}$	Gate Threshold Voltage	2.0		4.0	V	$V_{DS} = V_{GS}, I_D = 150\mu A$
gfs	Forward Transconductance	88			S	$V_{DS} = 25V, I_{D} = 75A$
R_G	Internal Gate Resistance		0.79		Ω	
I _{DSS}	Drain-to-Source Leakage Current			20	μΑ	$V_{DS} = 60V, V_{GS} = 0V$
				250		$V_{DS} = 60V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I _{GSS}	Gate-to-Source Forward Leakage			100	nA	V _{GS} = 20V
	Gate-to-Source Reverse Leakage			-100		V _{GS} = -20V

Dynamic @ T_J = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
Q_g	Total Gate Charge		130	195	nC	I _D = 75A
Q_{gs}	Gate-to-Source Charge		31		1	$V_{DS} = 30V$
Q_{gd}	Gate-to-Drain ("Miller") Charge		42		1	V _{GS} = 10V ④
Q _{sync}	Total Gate Charge Sync. (Q _g - Q _{gd})		88		1	$I_D = 75A, V_{DS} = 0V, V_{GS} = 10V$
t _{d(on)}	Turn-On Delay Time		22		ns	$V_{DD} = 39V$
t _r	Rise Time		77		1	I _D = 75A
$t_{d(off)}$	Turn-Off Delay Time		55		1	$R_G = 2.7\Omega$
t _f	Fall Time		64		1	V _{GS} = 10V ④
C _{iss}	Input Capacitance		6600		pF	$V_{GS} = 0V$
C _{oss}	Output Capacitance		720		1	$V_{DS} = 48V$
C _{rss}	Reverse Transfer Capacitance		400		1	f = 1.0 MHz, See Fig. 5
C _{oss} eff. (ER)	Effective Output Capacitance (Energy Related)		1080			$V_{GS} = 0V$, $V_{DS} = 0V$ to 48V $©$, See Fig. 11
C _{oss} eff. (TR)	Effective Output Capacitance (Time Related)		1400			$V_{GS} = 0V$, $V_{DS} = 0V$ to 48V \odot

Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
Is	Continuous Source Current			206	Α	MOSFET symbol
	(Body Diode)					showing the
I _{SM}	Pulsed Source Current			820	Α	integral reverse
	(Body Diode) ②					p-n junction diode.
V_{SD}	Diode Forward Voltage			1.3	V	$T_J = 25^{\circ}C, I_S = 75A, V_{GS} = 0V $ ④
t _{rr}	Reverse Recovery Time		43		ns	$T_J = 25^{\circ}C$ $V_R = 51V$,
			53			$T_{\rm J} = 125^{\circ}{\rm C}$ $I_{\rm F} = 75{\rm A}$
Q _{rr}	Reverse Recovery Charge		58		nC	$T_J = 25^{\circ}C$ di/dt = 100A/ μ s \oplus
			65			$T_J = 125^{\circ}C$
I _{RRM}	Reverse Recovery Current		2.4		Α	$T_J = 25^{\circ}C$
t _{on}	Forward Turn-On Time	Intrins	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)			

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Limited by T_{Jmax} , starting T_J = 25°C, L = 0.12mH R_G = 50 Ω , I_{AS} = 75A, V_{GS} =10V. Part not recommended for use above this value.
- $\label{eq:loss_def} \mbox{ } \mbox{ } \mbox{I}_{SD} \leq 75\mbox{A}, \mbox{ } \mbox{di/dt} \leq 890\mbox{A/\mu s}, \mbox{ } \mbox{V}_{DD} \leq \mbox{V}_{(BR)DSS}, \mbox{ } \mbox{T}_{J} \leq 175\mbox{}^{\circ}\mbox{C}.$
- 4 Pulse width \leq 400 μ s; duty cycle \leq 2%.
- $\ \ \, \ \, \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \$ $\$ $\ \$ $\ \$ $\$ $\ \$ $\$ $\ \$ $\$
- $\ensuremath{\mathfrak{D}}$ R_θ is measured at T_J approximately 90°C.
- $\ensuremath{\$}\xspace$ $\ensuremath{\mathsf{R}}\xspace_{\theta JC}$ value shown is at time zero.

2 www.irf.com




Fig 1. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 5. Typical Capacitance vs. Drain-to-Source Voltage www.irf.com




Fig 2. Typical Output Characteristics




Fig 4. Normalized On-Resistance vs. Temperature




Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage






Fig 7. Typical Source-Drain Diode Forward Voltage



T_C , Case Temperature (°C) **Fig 9.** Maximum Drain Current vs.

Case Temperature



 $\label{eq:VDS} V_{DS,} \mbox{ Drain-to-Source Voltage (V)}$ Fig 11. Typical C_{OSS} Stored Energy




Fig 8. Maximum Safe Operating Area




Fig 10. Drain-to-Source Breakdown Voltage




Fig 12. Maximum Avalanche Energy vs. DrainCurrent www.irf.com




Fig 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 14. Typical Avalanche Current vs. Pulsewidth




Fig 15. Maximum Avalanche Energy vs. Temperature

Notes on Repetitive Avalanche Curves , Figures 14, 15: (For further info, see AN-1005 at www.irf.com)

- 1. Avalanche failures assumption:
- Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{jmax} . This is validated for every part type.
- 2. Safe operation in Avalanche is allowed as long asT_{imax} is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 16a, 16b.
- 4. $P_{D (ave)}$ = Average power dissipation per single avalanche pulse.
- BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I_{av} = Allowable avalanche current.
- 7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 14, 15).

t_{av =} Average time in avalanche.

D = Duty cycle in avalanche = $t_{av} \cdot f$

 $Z_{th,JC}(D, t_{av})$ = Transient thermal resistance, see Figures 13)

$$\begin{split} P_{D \text{ (ave)}} &= 1/2 \text{ (} 1.3 \cdot \text{BV} \cdot \text{I}_{av} \text{)} = \triangle \text{T/Z}_{thJC} \\ I_{av} &= 2\triangle \text{T/ [} 1.3 \cdot \text{BV} \cdot \text{Z}_{th} \text{]} \\ E_{AS \text{ (AR)}} &= P_{D \text{ (ave)}} \cdot t_{av} \end{split}$$

IRFB3256PbF International store Rectifier




Fig 16. Threshold Voltage vs. Temperature




Fig. 18 - Typical Recovery Current vs. dif/dt




Fig. 17 - Typical Recovery Current vs. di_f/dt




Fig. 19 - Typical Stored Charge vs. dif/dt




Fig. 20 - Typical Stored Charge vs. dif/dt




Fig 21. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 22a. Unclamped Inductive Test Circuit




Fig 23a. Switching Time Test Circuit




Fig 24a. Gate Charge Test Circuit www.irf.com




Fig 22b. Unclamped Inductive Waveforms




Fig 23b. Switching Time Waveforms





Fig 24b. Gate Charge Waveform

TO-220AB Package Outline

Dimensions are shown in millimeters (inches)



NOTES:

- SE

 DIMENSIONING AND TOLERANCING AS PER ASME Y14,5 M— 1994,
 DIMENSIONS ARE SHOWN IN INCHES [MILLMETERS].
 LEAD DIMENSION AND FINISH UNCONTROLLED IN L1,
 DIMENSION D, D1 & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH
 SHALL NOT EXCEED .005" (0.127) PER SIDE. THESE DIMENSIONS ARE
 MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY,
 DIMENSION D1, D3 & C1 APPLY TO BASE METAL ONLY.
 CONTROLLING DIMENSION: INCHES.
 THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS EH,D2 & ET
 DIMENSION D2 X HI DEFINE A ZONE WHERE STAMPING.
- DIMENSION E2 X H1 DEFINE A ZONE WHERE STAMPING AND SINGULATION IRREGULARITIES ARE ALLOWED.
- OUTLINE CONFORMS TO JEDEC TO-220, EXCEPT A2 (mox.) AND D2 (min.) WHERE DIMENSIONS ARE DERIVED FROM THE ACTUAL PACKAGE OUTLINE.

SYMBOL	MILLIM	ETERS	INC	HES	
	MIN.	MAX.	MIN.	MAX.	NOTES
Α	3,56	4,83	,140	,190	
A1	0.51	1,40	.020	.055	
A2	2.03	2.92	.080	.115	
b	0.38	1,01	.015	.040	
ь1	0.38	0.97	.015	.038	5
b2	1,14	1,78	.045	.070	
ь3	1,14	1.73	.045	.068	5
С	0.36	0.61	.014	.024	
c1	0.36	0.56	.014	.022	5
D	14,22	16,51	.560	.650	4
D1	8.38	9.02	,330	.355	
D2	11.68	12.88	.460	.507	7
E	9.65	10,67	.380	.420	4,7
E1	6.86	8.89	.270	.350	7
E2	-	0.76	-	.030	8
e	2.54	BSC	.100	BSC	
e1	5.08	BSC	.200	BSC	
H1	5.84	6.86	.230	.270	7,8
L	12.70	14.73	.500	.580	
L1	3,56	4.06	.140	,160	3
øΡ	3.54	4.08	.139	.161	
Q	2.54	3,42	.100	.135	

LEAD ASSIGNMENTS HEXFET IGBTs, CoPACK DIODES 1.- ANODE 2.- CATHODE 3.- ANODE


TO-220AB Part Marking Information

EXAMPLE: THIS IS AN IRF1010

LOT CODE 1789

ASSEMBLED ON WW 19, 2000 IN THE ASSEMBLY LINE "C"

Note: "P" in assembly line position indicates "Lead - Free"



TO-220AB packages are not recommended for Surface Mount Application.

Note: For the most current drawing please refer to IR website at: http://www.irf.com/package/

8 www.irf.com

www.irf.com

Qualification information[†]

Qualification level	Consumer ^{††} (per JEDEC JES D47F ^{†††} guidelines)		
Moisture Sensitivity Level	TSOP-6	MSL1 (per IPC/JEDEC J-STD-020D ^{†††})	
RoHS compliant	Yes		

- † Qualification standards can be found at International Rectifier's web site http://www.irf.com/product-info/reliability
- †† Higher qualification ratings may be available should the user have such requirements. Please contact your International Rectifier sales representative for further information: http://www.irf.com/whoto-call/salesrep/
- ††† Applicable version of JEDEC standard at the time of product release.

Data and specifications subject to change without notice.



9