

maistre Assignent -4 monthsold 1. Explain author the blak dia the one toansfer in a computer system. 0501 word wunt Data lines -Data Register Address lines Start address Read. Data Request. control Cogic Data Acknowledge < uni t Intercupt 1 * DMA block diagram word count - counts the no. of words in a Control register - specifies the transfer mode Address register - it contains the address to specify the desired location in woward


Wooking: - OII botoging toward To I/D device wants to transfer data to or from memory row trate 1180 19 noitrates Sends DRG (DOSDMA request) to DMA controller nonty wound etqueratal eight our for Accepts DRQ and send BR (Bus Bequest) 08
HID (Hold suguest) to CPU to give up the control bus. (AMO) mossy from (DMA) 2. Explain different modes of data Transfer en detail. 301 There are 3 possible modes: ent ful wantles restortan AM 1. Porogrammed I/O - Keeps CPU busy - several instructions need to be done in de tot my get the data transfer it doesn't have direct access to memory. can be avoided by using interrupt

	THE RANKA
2.	Interquent 9000 to The
	when interpage in goods to acc
	for data transfer then It receiver
	Interoupt ? nitated I/O. when interface is ready to accept for data transfer then it veriens as I'm teroupt signal to the CPU.
- 0	CLORD detection of 1811 etact
	on 9 to par Amotog) egg done
	Hallantan Alexa de
	it multiple intoroupts occurs then the intoroupt is done by on the basis of pososity.
1 806	the intersupt is done by on the
	wie of up of June our blood of the
	and justino ext go
3.	Direct Memory Access (DMA)
	box data teansfer blu memory and
+	for data tearsfer blue memory and
+	210 by device continued by an
	External device controller known as DMA controller, without with the
_	Intervention of CPU bernone
T	greduces the load on CPU
+ 57	John and Duy to Joseph 199
1-	takes over bus to transfer data.
20	
- tower	of all pressured bobious ad not -
	otil Box
_	



Pacallel d.t seeial det * each bit has its oven * each bit has same path. * each bit is message is * total message teansmitted transferred one at a time at the same time: * one wice for n-bits. * n wires for n-bits * expensive * economic * slow * fast * easy to upgrade the * difficult to appeade system. the system. * suitable for short * suitable for long distance. distance. eg cru& I lo bus eg: CPU 8 memory bus => syncheonous data transfer * Both sender & receiver share the same clock * transmitter transmits block of character along with syncheonization information. * continous data teansmission. * accurate timing signals * faster than asyncheomis d.t Examittee: sends data + sync' info decode & : recei ex keeps clocks in sync, counts no of bib = 1 Asyncheonus paeallel * control signals for syntheonization: (2 ways): 3) steobe-on control.





disade * sociece unit won't knowwhether the dest got the

* dest" can won't know whether source placed data in the bus or not


=> Handshaking

250

24

Le

* 2 wire controlling method of data teansfee.



1 control line: indicates presence of valid data

source -> dest?

2 control line : dest'-> source

· to indicate whether data is

source initiated handshaking

source places data on bus

enables data valid signal

dest" accepts data

dest" activates data accepted sign

source unit disables data accepted sign

dest" unit disables data accepted sign

system back to initial state.

7

+ Destination initialed handshaking dest unit ready to accept data enables ready signal source u places data on bus source unit enables valid data signal du accepts data from buy dru disables ready for data signal 5 a disables data valid signal invalidates data on bus. * handshaking provides high degree of flexibility. * time out eller. → Deyncheonus sexial * différent clocks for receiver & transmitter. * low speed * character by character data transfer * framing technique is used Framing: each character carries infor of stact bit & stop bit. no transmission : line maintained in high vollage - MARK start bit - 0 v space start - parity - stop bit - high state (1) (optional) - it present either is dow state (0) of high state (1)