Faster Convolution

Kaibo Tang

July 13, 2024

1 Introduction

Usually adopted tricks to speed up training and/or inference typically fall under one of these categories:

- 1. Using a different precision, e.g., tf32 or float16 instead of the usually used float32.
- 2. Using a different implementation, e.g., writing your own convolution using **triton** or implementing convolution as unfolding, matrix multiplication, and folding, etc.
- 3. Purchasing a better GPU.

For the sake of content, the scope of this note is limited to the first two categories. But interested and economically competent readers might wish to explore the method mentioned in the third category.

2 Method

In this note, I will focus on offering an alternative implementation of Conv2d, which takes a lot of inspiration from here. 12 For the sake of simplicity, the implementation will not support depth-wise or dilated convolutions. Although only 2D convolution is demonstrated, the same idea can be easily extended to 1D and 3D convolutions.

¹github.com/pytorch/pytorch/issues/47990

 $^{^2}$ github.com/f-dangel/unfoldNd

2.1 Intuition

For intuition, imaging the situation where we want to apply a 3×3 kernel to a 3×3 image patch, which is essentially a vector inner product between two vectors in \mathbb{R}^9 . The same strategy can be easily extend to the case where we apply the kernel across the entire image. To do this, we would extract all 3×3 patches and flatten the spatial dimensions. Then, we perform multiplication between this matrix and the weight vector. Furthermore, the same concept can be extend to the case where we have multiple kernels, except that this time we will be dealing with matrix multiplications.

2.2 Implementation

For preparation, we assume the input image is of shape (B, iC, iH, iW) where B denotes the number of images in the mini-batch, iC denotes the input image channels, and iH, iW denotes the spatial shape of the input image. We assume the weight to be of shape (oC, iC, kH, kW), which maps an input image with iC channels to an output image with oC channels using kernels with spatial shape (kH, kW). We assume an optional bias tensor of shape (oC, iC, kH, kW) which is broadcast and added to the output image channel-wise. Lastly, we consider stride S and padding P.

With the assumptions above, we expect an output image to be of shape (B, oC, oH, oW), where

$$(oH, oW) = \left(\left| \frac{iH + 2 \times P - kH}{S} \right| + 1, \left| \frac{iW + 2 \times P - kW}{S} \right| + 1 \right). \quad (1)$$

To "extract patches" from an image, which is formally known as unfolding, one can use either the original implementation by PyTorch, or an accelerated implementation offered here.³ A comparison of the relative performance of the two methods will be provided in the following section. It is noteworthy that the original implementation by PyTorch only support 2D images but **unfoldNd** support input of arbitrary dimensions.

To perform matrix multiplication, we use Einstein summation notation for the sake of clarity.

A brief outline of the implementation is provided in the following pseudo code.

³github.com/f-dangel/unfoldNd

Algorithm 1 Alternative implementation of Conv2d **Input:** x:(B,iC,iH,iW)▶ Input tensor Input: W:(oC,iC,kH,kW)▷ Convolution kernel Input: b:(oC,)▶ Bias tensor **Input:** s:(1,),p:(1,)▶ Stride and padding Output: y:(B,oC,oH,oW)▷ Output tensor $x: (B, iC, iH + 2P, iW + 2P) \leftarrow pad(x, p)$ \triangleright Pad x by p pixels $\tilde{x}: (B, iC \times kH \times kW, oH \times oW) \leftarrow \text{unfold}(x, (kH, kW), s)$ \triangleright Extract all patches in x and flatten spatial dimensions $W: (oC, iC \times kH \times kW) \leftarrow \text{flatten}(W)$ $\tilde{y}: (B, oC, oH \times oW) \leftarrow \text{einsum}(\texttt{'bis,oi} \rightarrow \texttt{bos'}, \tilde{x}, \tilde{W})$ \triangleright Apply matnul on \tilde{x} and W $y: (B, oC, oH, oW) \leftarrow \text{fold}(\tilde{y}, (oH, oW), (1, 1), s)$ $b:(1,oC,1,1)\leftarrow \text{reshape}(b)$ \triangleright Reshape b for broadcasting $y:(B,oC,oH,oW)\leftarrow y+b$ ▶ Apply bias

The actual code is provided below and is consistent with the pseudo code provided above.

```
if not input.shape[1] = weight.shape[1]:
    raise ValueError(f'Given input channels
        {input.shape[1]}, expect weight input channels to be
        {input.shape[1]}, but got {weight.shape[1]}.')
B, iC, iH, iW = input.shape
oC, _, kH, kW = weight.shape
oH, oW = (iH + 2 * padding -
                             kH) // stride + 1, (iW + 2 *
    padding - kW) // stride + 1
input = F.pad(input, (padding, padding, padding)) #
input_unf = unfold(input, kernel_size=(kH, kW),
    stride=stride) # (B, iC x kH x kW, oH x oW)
weight = weight.view(oC, -1) # (oC, iC x kH x kW)
output_unf = torch.einsum('bis,oi->bos', input_unf, weight)
    # (B, oC, oH x oW)
output = fold(output_unf, output_size=(oH, oW),
    kernel_size=(1, 1), stride=(1, 1)) # (B, oC, oH, oW)
if bias is not None:
    output += bias.view(1, -1, 1, 1)
return output
```

3 Result

In this section, we thoroughly compare the new implementation to other options for accelerating convolution during inference, i.e., with torch.no_grad().

3.1 Experiment setup

A simple experiment is conducted where the input, weight, and bias are given as following:

```
input = torch.rand(1, 3, 1024, 1024).cuda()
weight = torch.rand(16, 3, 3, 3).cuda()
bias = torch.rand(16).cuda()
```

The weight and bias are applied to the input using F.conv2d and using the implemented conv2d_fast with and without option use_torch. For F.conv2d, we investigate the effect of allowing CuDNN to use tf32 for convolution. For conv2d_fast, we investigate the effect of allowing CUDA to use tf32 for matmul.

The experiment is run on a Linux workstation with a 48GB NVIDIA RTX A6000. PyTorch version is 2.3 with CUDA 12.1. To record CUDA time, torch.autograd.profiler.profile(use_cuda=True) is used.

A summary of the experiments conducted and the corresponding results are shown below.

Method	cudnn	matmul	use_torch	Time (ms)
F.conv2d				121.819
F.conv2d	\checkmark			8.000
conv2d_fast	\checkmark		\checkmark	49.807
conv2d_fast	\checkmark	\checkmark	\checkmark	24.682
conv2d_fast	\checkmark			60.777
conv2d_fast	\checkmark	\checkmark		22.265

Table 1: Comparison of performance, where cudnn denotes setting torch.backends.cudnn.allow_tf32 = True, matmul denotes setting torch.backends.cuda.matmul.allow_tf32 = True, and use_torch denotes the corresponding option in conv2d_fast. The outputs of all the methods are consistent as verified by torch.allclose.

4 Discussion

When none of the other acceleration options are used, $conv2d_fast$ offers more than $2 \times$ speed up compared to F.conv2d.

When using F.conv2d, allowing CuDNN to use tf32 for convolution offers over 15× speedup, which is faster than conv2d_fast with no acceleration. When using the alternative implementation conv2d_fast with the native unfold functional, allowing CUDA to use tf32 for matmul offers

 $\sim 2 \times$ speedup. When using the alternative implementation conv2d_fast with the generalized unfoldNd functional, allowing CUDA to use tf32 for matmul offers $\sim 2 \times$ speedup.

Interestingly, although conv2d_fast with the generalized unfoldNd functional is slower than the one with native unfold without any acceleration, using tf32 for matmul makes it faster than the one with native unfold.

5 Appendix

Interested readers may find the output of the profiler below.

Name	Self CUDA %	CUDA total
aten::conv2d aten::convolution aten::_convolution aten::cudnn_convolution aten::add_ aten::reshape aten::view cudaEventRecord cudaStreamIsCapturing cudaMalloc	0.05% 0.05% 0.09% 82.30% 17.48% 0.03% 0.01% 0.00% 0.00%	121.819ms 121.761ms 121.705ms 100.253ms 21.294ms 44.000us 13.000us 0.000us 0.000us
Self CPU time total: 121.627ms Self CUDA time total: 121.819ms		

Name	Self CUDA %	CUDA total
aten::conv2d aten::convolution aten::_convolution aten::cudnn_convolution aten::add_ aten::reshape aten::view cudaEventRecord cudaStreamIsCapturing	0.44% 0.47% 1.18% 72.09% 25.18% 0.46% 0.19% 0.00%	8.000ms 7.965ms 7.927ms 5.767ms 2.014ms 52.000us 15.000us 0.000us

cudaStreamGetPriority 0.	.00%	0.000us
--------------------------	------	---------

Self CPU time total: 7.872ms Self CUDA time total: 8.000ms

Relative error: 0.00%

Name	Self CUDA %	CUDA total
aten::copy_	46.26%	23.042ms
aten::pad	0.09%	20.789ms
aten::constant_pad_nd	0.46%	20.743ms
aten::col2im	13.26 <mark>%</mark>	15.760ms
aten::contiguous	0.09%	9.017ms
aten::clone	0.12%	8.974ms
aten::einsum	0.73%	7.774ms
aten::bmm	13.77 <mark>%</mark>	6.858ms
aten::fill_	11.57 <mark>%</mark>	5.765ms
aten::im2col	5.08%	3.462ms

Self CPU time total: 48.565ms Self CUDA time total: 49.807ms

Relative error: 0.00%

Name	Self CUDA %	CUDA total
aten::col2im aten::copy_ aten::contiguous aten::clone aten::einsum aten::bmm aten::im2col aten::add_ aten::pad aten::constant_pad_nd	26.51% 36.89% 0.13% 0.23% 1.21% 11.16% 8.07% 8.10% 0.16% 0.75%	15.401ms 9.105ms 8.808ms 8.777ms 3.476ms 2.755ms 2.571ms 2.000ms 1.213ms 1.174ms

Self CPU time total: 23.856ms Self CUDA time total: 24.682ms

Relative error: 0.00%

Name	Self CUDA %	CUDA total
aten::conv2d aten::convolution aten::_convolution aten::cudnn_convolution aten::scatter_add_ aten::_conv_depthwise2d aten::arange aten::einsum aten::bmm aten::eye	0.13% 0.14% 0.16% 48.57% 14.96% 14.28% 3.64% 0.49% 4.53% 0.70%	38.500ms 38.421ms 38.335ms 29.517ms 9.113ms 8.721ms 4.403ms 3.471ms 2.752ms 2.036ms

Self CPU time total: 57.291ms Self CUDA time total: 60.777ms

Relative error: 0.00%

Name	Self CUDA %	CUDA total
aten::conv2d aten::convolution aten::_convolution aten::_conv_depthwise2d aten::scatter_add_ aten::einsum aten::bmm aten::add_ aten::eye aten::fill_	0.31% 0.31% 0.32% 30.72% 19.21% 1.35% 12.36% 8.95% 1.74% 5.97%	7.243ms 7.174ms 7.105ms 6.874ms 4.297ms 3.472ms 2.751ms 1.992ms 1.770ms 1.330ms

Self CPU time total: 19.057ms Self CUDA time total: 22.265ms

Relative error: 0.00%