

# STA10 Datasheet

## 32-Channel CMOS Analog Switch IC

24 Dec 2018

e-mail: [leolsi@leolsi.com](mailto:leolsi@leolsi.com)

# Preliminary



The world is driven by analog

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. LEOLSI MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. LeoLSI disclaims all liability arising from this information and its use. Use of LeoLSI devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless LeoLSI from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any LeoLSI intellectual property rights.

## GENERAL DESCRIPTION

The STA IC is a monolithic CMOS device containing 32 independently selectable switches. These switches are fabricated with an advanced submicron CMOS process that provides low power dissipation, low on resistance, low leakage currents, and high signal bandwidth. The STA IC is designed to operate in 3.3V for digital circuits and 5V for analog switches. Each switch can operate with a wide input and output voltage range of limited current. They also got a thermal shutdown function will automatically turn off the channel temperature exceeds 150°C. The off-leakage current is only 10nA at room temperature of 25°C.

All digital inputs have 1-V to 2.3-V input noise margin to ensure TTL/CMOS-logic compatibility when using a 3.3-V power supply.


## FEATURE

3.3V logic-compatible input ( $V_{IH}=2.3V$ ,  $V_{IL}=1.0V$ )  
 Dual supply operation: 3.3V for digital, 5V for analog.  
 Analog signal frequency: DC-to-1MHz  
 Low on-resistance:  $0.5\Omega$  (@typ)  
 Wide range analog input from -2.5V to 7V (@max)  
 Current on analog input: 400mA (@max)  
 Thermal shutdown temperature: 150°C  
 Chip-ID programmable with OTP memory  
 Multi-channel switch control  
 Switching control using CMOS interface command  
 81pin FC-FBGA package

## APPLICATIONS

Data-acquisition systems  
 Mechanical reed-relay replacement  
 Communication systems

## FUNCTIONAL BLOCK DIAGRAM



## TABLE OF CONTENTS

PIN MAPPING TABLE.....	7
PIN DESCRIPTIONS .....	7
ABSOLUTE MAXIMUM RATINGS .....	8
ELECTRICAL CHARACTERISTICS .....	8
TIMING CHARACTERISTICS.....	12
Timing Diagram of Digital I/O Signals .....	133
Power and Reset sequence.....	133
Switch On/Off Timing Diagram.....	16
TEST CIRCUITS .....	17
TEST RESULTS.....	18
FUNCTIONAL DESCRIPTION.....	19
Internal Structure .....	19
Connection .....	20
Power-up Sequence .....	21
Interface Protocol & Types of Commands .....	21
- 1-Clock Commands (Writing Commands Only) .....	22
- 2-Clock commands (Writing Commands Only) .....	22
Controlling Switches .....	23
- States of Switches .....	23
- Initialization of Switches .....	23
- Changing States of Switches .....	23
- Setting REJECT Flags.....	24
Protection from Excessive Current .....	24
- Current Limiting (Default: Disable) .....	24
- Thermal Shutdown (Default: Disable) .....	244
Commands Descriptions.....	25
- Suffixes of the Commands .....	25
- 1-Clock Commands .....	26
- 2-Clock commands.....	29
PACKAGE INFORMATION .....	55
APPLICATION EXAMPLE.....	56

IC and Package Information .....	56
Power Supply Configuration .....	57
Control I/O Pin Connection .....	59
REVISION HISTORY .....	60
DOCUMENT INFORMATION.....	60

---

**LIST OF FIGURES**

---

Figure 1. Timing Diagram of Digital Signals. ....	13
Figure 2. Power-up Sequence. ....	13
Figure 3. Power-down Sequence. ....	14
Figure 4. Reset and Stand-by Sequence. ....	15
Figure 5. Switch On/Off Timing Diagram. ....	16
Figure 6. Test Circuits. ....	17
Figure 7. Test Results. ....	18
Figure 8. Internal Structure of STA10. ....	19
Figure 9. STA10 Pin Sharing Structure. ....	20
Figure 10. Example for connecting STA10s. ....	20
Figure 11. Power-up Sequence. ....	21
Figure 12. Timing Diagram for 1-Clock Commands. ....	22
Figure 13. Timing Diagram for 2-Clock commands. ....	22
Figure 14. Example for Writing to Control Registers. ....	28
Figure 15. Example for DIRECT_CHP_COR Command. ....	33
Figure 16. Example for DIRECT_BNK_COR Command. ....	35
Figure 17. Example for REJECT_CHP_COR Command. ....	37
Figure 18. Example for DIRECT_CHP_CHN Command. ....	39
Figure 19. Example for DIRECT_BNK_CHN Command. ....	41
Figure 20. Example for REJECT_CHP_CHN Command. ....	43
Figure 21. Example for DIRECT_COR_SW Command. ....	47
Figure 22. Example for DIRECT_CHN_SW Command. ....	49
Figure 23. Example for REJECT_COR_SW Command. ....	51
Figure 24. Example for REJECT_CHN_SW Command. ....	53
Figure 25. Package Information. ....	55
Figure 26. IC and package information. ....	56
Figure 27. Application Eample. ....	58
Figure 28. Recommended I/O connection. ....	59

---

**LIST OF TABLES**

---

Table 1. Supported Threshold Values for Current Limiting. ....	244
Table 2. 1-Clock Commands List. ....	26
Table 3. Operation of Initialization Commands. ....	27
Table 4. 2-Clock commands List. ....	29
Table 5. General Control Register. ....	32
Table 6. Current Limiting Control Register. ....	45
Table 7. Thermal Shutdown Control Register. ....	46

## PIN MAPPING TABLE

	1	2	3	4	5	6	7	8	9	
A	TEST_IN	AOUT[31]	AIN[31]	WRN	CSN	RSTN	VPP	AOUT[24]	AIN[24]	A
B	PAGE_UP	AIN[0]	AOUT[30]	AIN[30]	AIN[29]	AOUT[26]	AIN[26]	AIN[25]	AOUT[23]	B
C	DVSS	AOUT[0]	AIN[1]	AOUT[29]	AOUT[28]	AIN[27]	AOUT[25]	AOUT[22]	AIN[23]	C
D	DVDD	AOUT[3]	AOUT[1]	AIN[2]	AIN[28]	AOUT[27]	AOUT[21]	AIN[22]	AIN[20]	D
E	CLK	AIN[4]	AIN[3]	AOUT[2]	AVSS	AVDD	AIN[21]	AOUT[20]	AOUT[19]	E
F	DATA[0]	AOUT[4]	AIN[5]	AOUT[5]	AVDD	AVSS	AIN[18]	AOUT[18]	AIN[19]	F
G	DATA[1]	AIN[7]	AIN[6]	AOUT[6]	AOUT[11]	AIN[12]	AOUT[17]	AIN[17]	AOUT[16]	G
H	DATA[2]	AOUT[7]	AIN[9]	AOUT[9]	AIN[11]	AOUT[12]	AIN[14]	AOUT[14]	AIN[16]	H
J	DATA[3]	AIN[8]	AOUT[8]	AIN[10]	AOUT[10]	AIN[13]	AOUT[13]	AIN[15]	AOUT[15]	J
	1	2	3	4	5	6	7	8	9	

## PIN DESCRIPTIONS

PIN NAME	I/O	Descriptions
CLK	DI	System clock
RSTN	DI	System reset. Active Low
CSN	DI	Chip select. Active Low
WRN	DI	Data write enable. Active Low
DATA[3:0]	DIO	Data bus
TEST_IN	DI	Tied to GND in Normal mode
PAGE_UP	DI	Tied to GND in Normal mode
VPP	PWR	Tied to GND in Normal mode
AIN[31:0]	AI	Analog switch input
AOUT[31:0]	AO	Analog switch output
AVDD	PWR	Analog Power
AVSS	GND	Analog Ground
DVDD	PWR	Digital Power
DVSS	GND	Digital Ground

AI: analog input  
DI: digital Input  
PWR: power

AO: analog output  
DIO: digital Input / Output  
GND: ground

## ABSOLUTE MAXIMUM RATINGS

(All Voltages Referenced to GND, Unless Otherwise Noted.)

AVDD (for Analog Switch).....	-0.3V to +6V	Operating temperature range .....	-40°C to +125°C
DVDD (for Digital Control).....	-0.3V to +4.5V	Storage temperature range .....	-55°C to +125°C
Voltage at any digital pin .....	-0.3V to +4.5V	Junction temperature.....	+150°C
Voltage at any analog pin .....	- 3.0V to +7.5V	ESD protection on all pins (HBM, MM).....	≥2kV, 200V
Continuous current into any terminal .....	450mA		
Peak current into analog switch I/O.....	600mA		
(current pulse with 1ms and 10% duty cycle)			

*Notice: Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only and functional operation of the device at those or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

## ELECTRICAL CHARACTERISTICS

AVDD=5.0V, AVSS=0V, DVDD=3.3V, DVSS=0V, and TA = +25°C, unless otherwise noted.

PARAMETER		SYMBOL	CONDITION	VALUE			UNIT
				MIN	TYP	MAX	
POWER SUPPLIES							
Analog Supply Voltage		AVDD	AVSS=0V	4.5	5	5.5	V
			AVSS=-2.5V	2.5	5	5.5	V
Digital Supply Voltage		DVDD		3.0	3.3	3.6	V
Analog Ground Voltage		AVSS		-2.75	-2.5	0	V
Digital Ground Voltage		DVSS		-	0	-	V
ANALOG SWITCH							
Signal Range		V <sub>AIN1</sub>	AVSS=0V, AVDD=5V	0		5	V
		V <sub>AIN2</sub>	AVSS=-2.5V, AVDD=5V	-2.5		7	V
Channel On Current		I <sub>ON_CL</sub>	AVDD=5V, V <sub>AIN</sub> =3.3V	50		400	mA
Switch On-resistance		R <sub>ON</sub>	I <sub>CH_ON</sub> =10mA		0.18	0.2	Ω
Leakage Current	Source Off Leakage Current	I <sub>S_OFF</sub>	AVDD=5V, AVSS=0V V <sub>AIN</sub> =5V, V <sub>AO</sub> UT=0V		0.02	0.05	uA
	Drain Off Leakage Current	I <sub>D_OFF</sub>	AVDD=5V, AVSS=0V V <sub>AIN</sub> =0V, V <sub>AO</sub> UT=5V		0.02	0.05	uA
	Channel OFF Leakage Current	I <sub>CH_OFF</sub>	AVDD=5V, AVSS=0V V <sub>AIN</sub> =0V or 5V		0.2	1.5	uA



Leakage Current	Source Off Leakage Current	$I_{S\_OFF}$	AVDD=5V, AVSS=-2.0V or -2.5V $V_{AIN}=5$ , $V_{AOUT}=0V$		0.015	0.02	uA
	Drain Off Leakage Current	$I_{D\_OFF}$	AVDD=5V, AVSS=-2.0V or -2.5V $V_{AIN}=0V$ , $V_{AOUT}=5V$		0.015	0.02	uA
	Channel OFF Leakage Current	$I_{CH\_OFF}$	AVDD=5V, AVSS=-2.0V or -2.5V $V_{AIN}=0V$ or 5V		0.012	0.02	uA
Thermal Shutdown Temperature		$T_{ST}$			+150		°C
Thermal Shutdown Hysteresis		$T_{SH}$			20		°C

**ELECTRICAL CHARACTERISTICS (Continued)**

AVDD=5.0V, AVSS=0V, DVDD=3.3V, DVSS=0V, and TA = +25°C, unless otherwise noted.

PARAMETER		SYMBOL	CONDITION	VALUE			UNIT
				MIN	TYP	MAX	
DIGITAL I/O							
Logic Input Voltage	Input High	V <sub>IH</sub>		0.7* DVDD			V
	Input Low	V <sub>IL</sub>				0.3* DVDD	V
Logic Input Current	Input High	I <sub>IH</sub>		-1		1	uA
	Input Low	I <sub>IL</sub>		-1		1	uA
SWITCH DYNAMIC CHARACTERISTICS							
Switching Time	Turn ON Time	t <sub>ON</sub>	Clock base (calculate for special condition)		175		ns
	Turn OFF Time	t <sub>OFF</sub>			235		ns
Current Limit Reaction Time		t <sub>CLRT</sub>			9		us
Capacitance	Input Off-Capacitance	C <sub>AIN_OFF</sub>			300		pF
	Output Off-Capacitance	C <sub>AOUT_OFF</sub>			300		pF
	Output On-Capacitance	C <sub>AOUT_ON</sub>			600		pF
Off-Isolation			No Load, f <sub>SW</sub> =1MHz		TBD		dB
Channel-to-Channel Crosstalk			No Load, f <sub>SW</sub> =1MHz		TBD		dB
Switching Frequency						1.25	MHz

POWER CONSUMPTION							
Analog Operating Current (AVDD)	Static	$I_{AVDD\_ST}$	AVDD=5V, AVSS= 0V		5	10	mA
			AVDD=5V, AVSS= -2.0V		5	10	
			AVDD=5V, AVSS= -2.5V		5	10	
	Dynamic	$I_{AVDD\_DYN}$	AVDD=5V, AVSS= 0V, $f_{CLK}=10MHz$ , $f_{SW}=10KHz$ ,		5	10	mA
			AVDD=5V, AVSS= 0V, $f_{CLK}=10MHz$ , $f_{SW}=100KHz$ ,		5	10	
			AVDD=5V, AVSS= 0V, $f_{CLK}=10MHz$ , $f_{SW}=1.25MHz$ ,		20	25	
			AVDD=5V, AVSS= -2.0V, $f_{CLK}=10MHz$ , $f_{SW}=10KHz$ ,		5	10	
			AVDD=5V, AVSS= -2.0V, $f_{CLK}=10MHz$ , $f_{SW}=100KHz$ ,		10	15	
			AVDD=5V, AVSS= -2.0V, $f_{CLK}=10MHz$ , $f_{SW}=1.25MHz$ ,		30	35	
			AVDD=5V, AVSS= -2.5V, $f_{CLK}=10MHz$ , $f_{SW}=10KHz$ ,		10	15	
			AVDD=5V, AVSS= -2.5V, $f_{CLK}=10MHz$ , $f_{SW}=100KHz$ ,		10	15	
			AVDD=5V, AVSS= -2.5V, $f_{CLK}=10MHz$ , $f_{SW}=1.25MHz$ ,		30	35	
Analog Operating Current (AVSS)	Static	$I_{AVSS\_ST}$	AVDD=5V, AVSS= 0V		5	10	mA
			AVDD=5V, AVSS= -2.0V		5	10	
			AVDD=5V, AVSS= -2.5V		5	10	
	Dynamic	$I_{AVSS\_DYN}$	AVDD=5V, AVSS= 0V, $f_{CLK}=10MHz$ , $f_{SW}=10KHz$ ,		5	10	mA
			AVDD=5V, AVSS= 0V, $f_{CLK}=10MHz$ , $f_{SW}=100KHz$ ,		5	10	
			AVDD=5V, AVSS= 0V, $f_{CLK}=10MHz$ , $f_{SW}=1.25MHz$ ,		20	25	
			AVDD=5V, AVSS= -2.0V, $f_{CLK}=10MHz$ , $f_{SW}=10KHz$ ,		5	10	
			AVDD=5V, AVSS= -2.0V, $f_{CLK}=10MHz$ , $f_{SW}=100KHz$ ,		10	15	
			AVDD=5V, AVSS= -2.0V, $f_{CLK}=10MHz$ , $f_{SW}=1.25MHz$ ,		30	35	
			AVDD=5V, AVSS= -2.5V, $f_{CLK}=10MHz$ , $f_{SW}=10KHz$ ,		10	15	
			AVDD=5V, AVSS= -2.5V, $f_{CLK}=10MHz$ , $f_{SW}=100KHz$ ,		10	15	
			AVDD=5V, AVSS= -2.5V, $f_{CLK}=10MHz$ , $f_{SW}=1.25MHz$ ,		30	35	
Digital Operating Current (DVDD)	Static	$I_{DVDD\_ST}$	DVDD=3.3V		2	5	mA
	Dynamic	$I_{DVDD\_DYN}$	DVDD=3.3V, $f_{CLK}=10MHz$ (Note2), Combined operation of Reset, and DUT-Reject		5	10	mA

All switch On/Off operating simultaneously

## TIMING CHARACTERISTICS

AVDD=5.0V, AVSS=0V, DVDD=3.3V, DVSS=0V, and TA = +25°C, unless otherwise noted.

PARAMETER	SYMBOL	CONDITION	VALUE			UNIT
			MIN	TYP	MAX	
DIGITAL I/O SIGNALS						
CLK Period	t <sub>PERIOD</sub>		20			ns
CLK Frequency	f <sub>CLK</sub>				50	MHz
DATA to CLK Setup Time	t <sub>DS</sub>		10			ns
DATA to CLK Hold Time	t <sub>DH</sub>		5			ns
CSN to CLK Setup Time	t <sub>CS</sub>		10			ns
CSN to CLK Hold Time	t <sub>CH</sub>		5			ns
WRN to CLK Setup Time	t <sub>WS</sub>		10			ns
WRN to CLK Hold Time	t <sub>WH</sub>		5			ns
POWER AND RESET SEQUENCE						
Power-up Period	t <sub>PU</sub>		500			us
Power-down Period	t <sub>PD</sub>		500			us
Power-on Reset Time	t <sub>RST</sub>		500			us
OTP (ID number) Read Time	t <sub>ORD</sub>	CLK freq. >= 10MHz	200			us
		CLK freq. < 10MHz	2000			cycle
SWITCH ON/OFF TIMING DIAGRAM						
1-Clock Command Control Time	t <sub>SW1</sub>				3	cycle
2-Clock Command Control Time	t <sub>SW2</sub>				6	cycle

## Timing Diagram of Digital I/O Signals






Figure 1. Timing Diagram of Digital Signals.

## Power and Reset sequence



(a) In case  $AVSS = 0\text{ V}$



(b) In case  $AVSS < 0\text{ V}$

Figure 2. Power-up Sequence.





(a) In case  $AVSS = 0\text{ V}$ (b) In case  $AVSS < 0\text{ V}$ 

Figure 3. Power-down Sequence.




(a) In case RSTN is OPEN or kept HIGH before  $(t_{PU} + t_{PU} + t_{RST})$ .




(b) In case RSTN changes from LOW to HIGH after  $(t_{PU} + t_{PU} + t_{RST})$ .

Figure 4. Reset and Stand-by Sequence.

## Switch On/Off Timing Diagram



(a) 1-clock command switch on/off timing diagram.



(b) 2-clock command switch on/off timing diagram.


(c) Detail  $t_{ON} / t_{OFF}$  timing diagram.

Figure 5. Switch On/Off Timing Diagram.



## TEST CIRCUITS






Figure 6. Test Circuits.


## TEST RESULTS




On-resistance vs. vain




On-resistance(room temp) vs. vain



Cross talk vs. Frequency



Isolation vs. Frequency



On Loss vs. Frequency

Figure 7. Test Results.

## FUNCTIONAL DESCRIPTION

### Internal Structure

STA10 is analog switches with control logic. It consists of 8 switching Cores and control logics. Since each switching Core has 8 switches, a STA10 contains 64 switches. Each switch has an ID from 0 to 7.

The switches in STA10 can also be grouped into Channels. A Channel indicates the switches of the same ID in all cores. For example, Channel1 indicates Switch1s in Core0, Core1, Core2, ..., and Core7. The host can control the switches either by Cores or Channels. Figure 8 shows the internal structure of Cores, Channels, and Switches.




Figure 8. Internal Structure of STA10.

To double the maximum allowable current for each AIN / AOUT pin, every couple of switches in Cores shares the inputs and outputs. Figure 9 shows how AIN / AOUT pins are connected to the switches.

As Figure 9 shows, two switches form the current path for one AIN – AOUT pair, which results in doubling the maximum allowable current.

Note that the control of the switches is also based on two switches unit. Only control registers for even numbered switches are used for actual control of the switches. For example, to turn on / off the AIN[0] – AOUT[0] current path, Core0 SW0's control register should be set to proper value. On the other hand, changing the values of switch control registers for Core0 SW1 has no effect on AIN[0] – AOUT[0] current path.




Figure 9. STA10 Pin Sharing Structure.

### Connection

In system application, control signals can be shared among multiple STA10s. Figure 10 shows an example for the connection of multiple STA10s.




Figure 10. Example for connecting STA10s.

STA10s with the same control signals are called Bank. Since there are multiple STA10s in a Bank, there should be a

way to specify the target chip for the control commands. To support this, Chip-ID is used.

Chip-ID is a 5-bit number decided either from the internal OTP memory. Each STA10 acquires its Chip-ID on bootstrap, and user can specify the target chip of the control commands by sending target Chip-ID with them. Since Chip-ID is a 5-bit number, the maximum number of STA10s in one bank is 32.

### Power-up Sequence

STA10 requires two kinds of Power/Ground pairs – AVDD/AVSS and DVDD/DVSS. As the names imply, AVDD/AVSS pair is for Analog circuits, and DVDD/DVSS pair is for Digital logic. To ensure reliable operation on power-up, it is required that each Power and Ground should be provided in proper order. Figure 11 shows the Power-up sequence of STA10.




Figure 11. Power-up Sequence.

As depicted in Figure 11, the logic power, DVDD, should be provided first. If AVDD is provided prior to DVDD, the switch control logic's state is undefined until DVDD is supplied, which may unintentionally turn on the switches before DVDD is supplied. Note that for negative AVSS, AVSS also should be provided after DVDD, because negative AVSS means a certain voltage ( $AVDD - AVSS$ ) is applied to the analog circuit.

If STA10 is supplied with DVDD and AVDD, the internal POR of STA10 generates RESET signal internally, and STA10 changes to RESET state until the RESET signal from POR is released. RESET from POR is released after  $t_{RST}$ , and STA10 starts reading its own internal OTP memory.

External RESET is also supported through a pin named RSTN, and actual RESET signal is generated from both POR and RSTN signals. This leads to that on power-up, if RSTN is released before POR is released (i.e. RSTN changes from LOW to HIGH before  $t_{PU} + t_{PU} + t_{RST}$  is elapsed), actual RESET signal is still active (i.e. RESET is being issued) until RESET from POR is released. On the other hand, if RSTN is kept LOW though POR is released, actual RESET signal is still active until RSTN is released.

However, since RSTN pin is internally pulled-up, user may leave RSTN pin OPEN in most of the cases. For the detailed timing of power-up sequence, refer to *Figure 2. Power-up Sequence*.

### Interface Protocol & Types of Commands

Controlling STA10s is performed through commands from the host. The host sends commands through two control

signals (CSN and WRN) and 4-bit wide data pins. CSN signal is used to select the target Bank, and WRN signal decides the type of the command. The protocol for each command is decided by the type of the command – 1/2 clock commands.

## - 1-Clock Commands (Writing Commands Only)

1-clock commands are the commands for which WRN signal goes LOW for single cycle. Figure 12 shows the timing diagram for 1-clock commands.




Figure 12. Timing Diagram for 1-Clock Commands.

The 1-clock commands consist of the commands which are applied to all switches of all STA10s in the bank. Since the target for the 1-clock command is all switches in all Cores of all STA10s, they require neither Chip ID nor Core ID.

## - 2-Clock commands (Writing Commands Only)

2-clock commands are the commands for which WRN signal goes LOW for two clocks. Each command includes Chip-ID, Core-ID, Command, and Parameters, and it is mainly used to control the switches. Figure 13 shows the timing diagram for 2-clock commands.




Figure 13. Timing Diagram for 2-Clock commands.

As shown in Figure 13, IDs and commands are received through DATA[3:0] pins. Chip-ID specifies the target STA10 in the bank, and Core-ID specifies the target Core / Channel of the target chip. Addr[3:0] is the actual command, and WData[7:0] is a parameter to control the states of the 8 switches specified by Chip-ID and Core-ID. All of the 2-clock commands are for writing WData[7:0] to target registers.

## Controlling Switches

### - States of Switches

The main usage of STA10 is to control AIN – AOUT connection by changing the states of its switches. Each switch can be in one of two states – ON, OFF.

In **ON** state, the switch is turned-on, and the AIN signal is CONNECTED to the corresponding AOUT signal.

In **OFF** state, the switch is turned-off, and the AIN signal is DISCONNECTED from the corresponding AOUT signal.

Besides ON/OFF states, each switch has an additional flag named **REJECT**. If REJECT flag is set for a switch, the switch changes to OFF state automatically, and further commands to turn on the switch are ignored. Only special 1-clock commands or external reset (RSTN) can clear the REJECT flag.

### - Initialization of Switches

The initialization of the switches can be done through initialization commands. There are four initialization commands. They are,

- > 1-clock command 0x2: RESET\_ALL
- > 1-clock command 0x3: CLEAR\_ALL
- > 1-clock command 0x4: ENABLE\_ALL
- > 1-clock command 0x5: INITIAL\_ALL

Since all of these commands are 1-clock commands, they are executed by all STA10s in the selected bank by CSN signal. The states of all switches in the bank are simultaneously changed by these commands, and it helps set the initial states of all switches with less commands. For the detailed information about each command, refer to *Commands Descriptions*.

### - Changing States of Switches

To change the states of switches, DIRECT\_XXX commands are used.

- > 2-clock command 0x2: DIRECT\_CHP\_COR
- > 2-clock command 0x3: DIRECT\_BNK\_COR
- > 2-clock command 0x5: DIRECT\_CHP\_CHN
- > 2-clock command 0x6: DIRECT\_BNK\_CHN
- > 2-clock command 0xA: DIRECT\_COR\_SW
- > 2-clock command 0xB: DIRECT\_CHN\_SW

DIRECT\_XXX commands directly specify the ON-OFF states of the target switches. The target switches are specified using Chip-ID and Core-ID in the transmitted command, combined with the suffix of the command. The intended ON-OFF states for the target switches are transmitted through WData[7:0]. To turn on the switch, corresponding bit of WData should be '1', and to turn off, it should be '0'. For the detailed information about each DIRECT\_XXX commands, refer to *Commands Descriptions*.

### - Setting REJECT Flags

A REJECT flag is used to let the switch ignore further ON-OFF related commands. It is useful when we want some switches to stay OFF while we control many switches simultaneously with commands such as DIRECT\_BNK\_COR. REJECT flags can be controlled by REJECT\_XXX commands. There are four commands to set REJECT flags.

- > 2-clock command 0x4: REJECT\_CHP\_COR
- > 2-clock command 0x7: REJECT\_CHP\_CHN
- > 2-clock command 0xC: REJECT\_COR\_SW
- > 2-clock command 0xD: REJECT\_CHN\_SW

REJECT flags are set to '1' according to the transmitted WData[7:0] of REJECT\_XXX commands. If a bit of WData is '0', corresponding REJECT flag(s) is set to '1'. Otherwise, corresponding REJECT flag(s) does not change. The target switches are specified by Chip-ID and Core-ID of the transmitted command. For the detailed information about REJECT\_XXX commands, refer to *Commands Descriptions*.

### Protection from Excessive Current

#### - Current Limiting (Default: Disable)

STA10 supports Current Limiting to protect itself from excessive high current. If current more than the threshold flows through a switch, the switch is automatically CURRENT LIMITED by internal protection circuit. The threshold is loaded from internal OTP memory which is programmed during manufacturing. Table 1 shows supported threshold values for current limiting function. For more information about current limiting threshold values, refer to *WR\_CLCON (0x8)* of *Commands Descriptions*.

**Table 1. Supported Threshold Values for Current Limiting.**

Switch on, Vin=3.3V, @25°C	<b>50mA</b>
	<b>100mA</b>
	<b>150mA</b>
	<b>200mA</b>
	<b>250mA</b>
	<b>300mA</b>
	<b>350mA</b>
	<b>400mA</b>

The current limit is continuous type and is automatically released when the load current decreases. Current Limiting feature is enabled by CL\_EN bit (bit 1) of General Control Register (i.e. enabled if CL\_EN = 1). For more information about CL\_EN bit, refer to *WR\_GCON (0x1)* of *Commands Descriptions*.

#### - Thermal Shutdown (Default: Disable)

STA10 supports thermal shutdown to protect itself from excessive high current. If the temperature of a switch goes above the threshold (+150°C, typ.), the switch is automatically DISCONNECTED by internal thermal shutdown circuit. The threshold is loaded from internal OTP memory programmed during manufacturing. Thermal Shutdown is the secondary protection scheme for the case that Current Limiting does not work for some reasons even though excessive high current flows. The switch turns on again after the device temperature drops by approximately 20°C (typ.).

Once the switch is disconnected by Thermal Shutdown, the switch does not work until the temperature goes below the threshold.

Thermal Shutdown feature is enabled by TS\_EN bit (bit 0) of General Control Register (i.e. enabled if TS\_EN = 1). For more information about TS\_EN bit, refer to *WR\_GCON* of *Commands Descriptions*.



## Commands Descriptions

### - Suffixes of the Commands

Most of STA10's commands are to control the states of the switches. Basically, each command can control switches in Core unit. However, to reduce the number of commands for setting the states of the switches, several variations of commands are supported, and they can address target switches in different ways from basic command (i.e. in Core unit). To represent this easily, commands have suffixes which represent the range of the target switches. The suffixes are,

- > \*\_ALL
- > \*\_BNK\_COR / \*\_BNK\_CHN
- > \*\_CHP\_COR / \*\_CHP\_CHN
- > \*\_COR\_SW / \*\_CHN\_SW

\_ALL suffix is for 1-clock commands. It represents that the target switches for this command is ALL SWITCHES IN THE BANK.

\_BNK\_COR / \_BNK\_CHN suffixes are for 2-clock commands. They represent that the target switches for this command are ALL SWITCHES IN THE BANK. While WData for \_BNK\_COR commands are in Core unit, WData for \_BNK\_CHN commands are in Channel unit. Since WData is applied to all Cores / Channels in all STA10s in the Bank, Chip-ID / Core-ID are ignored.

\_CHP\_COR / \_CHP\_CHN suffixes are for 2-clock commands. They represent that the target switches for this command are ALL SWITCHES IN THE SPECIFIED CHIP. While WData for \_CHP\_COR commands are in Core unit, WData for \_CHP\_CHN commands are in Channel unit. Since WData is applied to all Cores / Channels in the specified STA10, Core-ID is ignored.

\_COR\_SW / \_CHN\_SW suffixes are for 2-clock commands. They represent that the target switches for this command are SWITCHES OF THE SPECIFIED CORE / CHANNEL IN THE SPECIFIED CHIP. While WData for \_COR\_SW commands are in Core unit, WData for \_CHN\_SW commands are in Channel unit. Since WData is applied to single Core / Channel in the specified STA10, both Chip-ID / Core-ID are used.

### - 1-Clock Commands

Table 2 shows the list of the 1-clock commands.

**Table 2. 1-Clock Commands List.**

Addr	Command	Description
0x0	RSVD	Reserved
0x1	RSVD	Reserved
0x2	RESET_ALL	Turns-off all switches of all chips in the Bank (i.e. OFF state). REJECT flags are cleared.
0x3	CLEAR_ALL	Turns-off all switches of all chips in the Bank (i.e. OFF state). REJECT flags are NOT affected.
0x4	ENABLE_ALL	Turns-on all switches of all chips in the Bank (i.e. ON state). Switches with REJECT flags remain in OFF state.
0x5	INITIAL_ALL	Turns-on all switches of all chips in the Bank (i.e. ON state). REJECT flags are cleared. Switches with REJECT flags are also changed to ON state.
0x6 ~ 0xA	RSVD	Reserved
0xB	EN1_WCON	First sequence to enable writing to control register. Should be followed by EN2_WCON command to enable writing. Otherwise, both EN1_WCON and EN2_WCON commands are canceled.
0xC	EN2_WCON	Enables writing to control registers. Should be preceded by EN1_WCON. If not preceded by EN1_WCON, EN2_WCON is ignored.  Note) To enable writing to control registers, EN1_WCON -> EN2_WCON commands should be issued in order. Otherwise, both EN1_WCON and EN2_WCON commands are canceled.
0xD	DIS_WCON	Disables writing to control register.
0xE	RSVD	Reserved
0xF	RSVD	Reserved

■ **RESET\_ALL (0x2) / CLEAR\_ALL (0x3) / ENABLE\_ALL (0x4) / INITIAL\_ALL (0x5)**

RESET\_ALL / CLEAR\_ALL / ENABLE\_ALL / INITIAL\_ALL commands are mainly used for initialization of switches in the selected Bank. These commands are applied to all switches of all STA10s in the Bank simultaneously.

RESET\_ALL / CLEAR\_ALL commands turn off (i.e. change to OFF state) all switches of all STA10s in the Bank. The difference between these two commands is that while RESET\_ALL command also clears REJECT flags altogether, CLEAR\_ALL command does not affect REJECT flags.

INITIAL\_ALL / ENABLE\_ALL commands turn on (i.e. change to ON state) all switches of all STA10s in the Bank. The difference between these two commands is that while INITIAL\_ALL command also clears REJECT flags of all switches, ENABLE\_ALL command does not affect REJECT flags.


Table 3 shows the operation of the four initialization commands.

**Table 3. Operation of Initialization Commands.**

Command	ON-OFF States	REJECT Flags
RESET_ALL	OFF	CLEARED
CLEAR_ALL	OFF	NOT AFFECTED
INITIAL_ALL	ON	CLEARED
ENABLE_ALL	ON	NOT AFFECTED

■ **EN1\_WCON (0xB) / EN2\_WCON (0xC) / DIS\_WCON (0xD)**

By default, writing to control registers is disabled to prevent unintentional corruption of them. Therefore, it is needed to enable writing to control registers before updating control registers. By issuing EN1\_WCON and EN2\_WCON commands in order, writing to control register is internally enabled, and control registers can be updated by following 2-clock commands. Figure 14 shows an example for writing to GCON register.



### Figure 14. Example for Writing to Control Registers.

As shown in Figure 14, writing to control register is internally enabled by issuing EN1\_WCON and EN2\_WCON commands in order, and control registers are updated by WR\_GCON command, a 2-clock command.

After updating the control register, DIS\_WCON command is issued to disable writing to control register again.

- 2-Clock commands

Table 4 shows the list of 2-clock commands.

**Table 4. 2-Clock commands List.**

Addr	Command	Function
0x0	RSVD	Reserved
0x1	WR_GCON	Writes to General Control Register. Chip-ID specifies the target STA10. Core-ID is ignored. WData is the written value to GCON register.
0x2	DIRECT_CHP_COR	Changes ON-OFF states of all switches in the specified STA10. Updates all Cores' ON-OFF states of the target STA10. Switches whose REJECT flags are '1' remain in OFF state.  Chip-ID specifies the target STA10. Core-ID is ignored. WData represents the update value for ON-OFF states of all Cores in the target STA10.  0: OFF, 1: ON
0x3	DIRECT_BNK_COR	Changes ON-OFF states of all switches of all STA10s in the selected Bank. Updates all Cores' ON-OFF states of all STA10s in the selected Bank. Switches whose REJECT flags are '1' remain in OFF state.  Chip-ID is ignored. Core-ID is ignored. WData represents the update value for ON-OFF states of all Cores in the target STA10.  0: OFF, 1: ON
0x4	REJECT_CHP_COR	Changes the REJECT flags of the specified STA10. ON-OFF states are updated according to REJECT flags' values.  Chip-ID specifies the target STA10. Core-ID is ignored. WData[0] represents the update value for REJECT flags of Core0. WData[1] represents the update value for REJECT flags of Core1. WData[2] represents the update value for REJECT flags of Core2. WData[3] represents the update value for REJECT flags of Core3. WData[4] represents the update value for REJECT flags of Core4. WData[5] represents the update value for REJECT flags of Core5. WData[6] represents the update value for REJECT flags of Core6. WData[7] represents the update value for REJECT flags of Core7.  0: REJECT, 1: No Change.
0x5	DIRECT_CHP_CHN	Changes ON-OFF states of all switches in the specified STA10. Updates all Channels' ON-OFF states of the target STA10. Switches whose REJECT flags are '1' remain in OFF state.  Chip-ID specifies the target STA10. Core-ID is ignored. WData represents the update value for ON-OFF states of all Channels in the target STA10.  0: OFF, 1: ON

(Continued)

(Continued)

0x6	DIRECT_BNK_CHN	<p>Changes ON-OFF states of all switches of all STA10s in the selected Bank. Updates all Channels' ON-OFF states of all STA10s in the selected Bank. Switches whose REJECT flags are '1' remain in OFF state.</p> <p>Chip-ID is ignored. Core-ID is ignored. WData represents the update value for ON-OFF states of all Channels in the target STA10.</p> <p>0: OFF, 1: ON</p>
0x7	REJECT_CHP_CHN	<p>Changes the REJECT flags of the specified STA10. ON-OFF states are updated according to REJECT flags' values.</p> <p>Chip-ID specifies the target STA10. Core-ID is ignored. WData[0] represents the update value for REJECT flags of Channel0/1. WData[1] is not used. WData[2] represents the update value for REJECT flags of Channel2/3. WData[3] is not used. WData[4] represents the update value for REJECT flags of Channel4/5. WData[5] is not used. WData[6] represents the update value for REJECT flags of Channel6/7. WData[7] is not used.</p> <p>0: REJECT, 1: No Change.</p>
0x8	WR_CLCON	<p>Writes to Current Limiting Control Register.</p> <p>Chip-ID specifies the target STA10. Core-ID is ignored. WData is the written value to CLCON register.</p>
0x9	WR_TSDCON	<p>Writes to Thermal Shutdown Control Register.</p> <p>Chip-ID specifies the target STA10. Core-ID is ignored. WData is the written value to TSDCON register.</p>
0xA	DIRECT_COR_SW	<p>Changes ON-OFF states of the specified Core in the specified STA10. Switches whose REJECT flags are '1' remain in OFF state.</p> <p>Chip-ID specifies the target STA10. Core-ID specifies the target Core. WData represents the update value for ON-OFF states of the target Core in the target STA10.</p> <p>0: OFF, 1: ON</p>
0xB	DIRECT_CHN_SW	<p>Changes ON-OFF states of the specified Channel in the specified STA10. Switches whose REJECT flags are '1' remain in OFF state.</p> <p>Chip-ID specifies the target STA10. Core-ID specifies the target Channel. WData represents the update value for ON-OFF states of the target Channel in the target STA10.</p> <p>0: OFF, 1: ON</p>

(Continued)

(Continued)

0xC	REJECT_COR_SW	<p>Changes the REJECT flags of the specified Core of the specified STA10. ON-OFF states are updated according to REJECT flags' values.</p> <p>Chip-ID specifies the target STA10. Core-ID specifies the target Core. WData represents the update value for REJECT flags of the specified Core.</p> <p>0: REJECT, 1: No Change.</p>
0xD	REJECT_CHN_SW	<p>Changes the REJECT flags of the specified Channel of the specified STA10. ON-OFF states are updated according to REJECT flags' values.</p> <p>Chip-ID specifies the target STA10. Core-ID specifies the target Channel. WData represents the update value for REJECT flags of the specified Channel.</p> <p>0: REJECT, 1: No Change.</p>
0xE ~ 0xF	RSVD	Reserved

■ **WR\_GCON (0x1)**

WR\_GCON command is used to update General Control Register. Table 5 shows the contents of General Control Register.

**Table 5. General Control Register.**

Bit Name	Bits	Descriptions	Reset	Remarks
RSVD	[7:2]	Reserved	-	-
CL_EN	1	Current Limiting Enable. 0: Disable, 1: Enable.	0	Initialized from OTP
TS_EN	0	Thermal Shutdown Enable. 0: Disable, 1: Enable.	0	Initialized from OTP

Though the default values for CL\_EN / TS\_EN registers are loaded from internal OTP memory on bootstrap, their values can be changed by WR\_GCON command.

Note that writing to General Control Register is prohibited by default. To write to General Control Register, EN1\_WCON / EN2\_WCON commands should be preceded. For more information about EN1\_WCON / EN2\_WCON commands, refer to *EN1\_WCON / EN2\_WCON / DIS\_WCON* of *Commands Descriptions*.



### ■ DIRECT\_CHP\_COR (0x2)

DIRECT\_CHP\_COR command changes all of the ON-OFF states in the target STA10. The input WData value is written to all Cores of the specified STA10. The target STA10 is specified by Chip-ID. Figure 15 shows an example for DIRECT\_CHP\_COR command.




Figure 15. Example for DIRECT\_CHP\_COR Command.

In Figure 15, the input Chip-ID from the command is 0x1. All Cores of the STA10 whose Chip-ID is 0x1, is updated with the value of WData[7:0] (= 0xA5). Since only even numbered bits are used for the control of the switches, the write data 0xA5 is regarded as 0x0F. The Core-ID included in the command is ignored. Note that the switches whose REJECT flags are set to '1' are not updated, and remain in OFF state.

For more information about the connection between control bits and switches, refer to Figure 9. STA10 Pin Sharing Structure.

## ■ DIRECT\_BNK\_COR (0x3)

DIRECT\_BNK\_COR command changes all of the ON-OFF states in STA10s in the selected Bank. The input WData value is written to all Cores of the STA10s. Figure 16 shows an example for DIRECT\_BNK\_COR command.




Figure 16. Example for DIRECT\_BNK\_COR Command.

In Figure 16, WData[7:0] is written to all Cores of all STA10s in the Bank. Since only even numbered bits are used for the control of the switches, the write data 0xA5 is regarded as 0x0F. Chip-ID and Core-ID are ignored. Note that the switches whose REJECT flags are set to '1' are not updated, and remain in OFF state.

For more information about the connection between control bits and switches, refer to Figure 9. STA10 Pin Sharing Structure.

### REJECT\_CHP\_COR (0x4)

REJECT\_CHP\_COR command controls REJECT flags of the specified STA10 in Core unit. According to each bit's value of WData[7:0], it sets REJECT flags of each Core's eight switches. Figure 17 shows an example for REJECT\_CHP\_COR command.




Figure 17. Example for REJECT\_CHP\_COR Command.

In Figure 17, target STA10 is selected by the Chip-ID (= the one with Chip-ID is 0x1). Each bit of WData decides REJECT flags of each Core. From bit0 to bit7 of WData[7:0] corresponds to Core0 to Core7. Since bit0, bit2, bit6, and bit7 are '0's, REJECT flags of Core0, Core2, Core6, Core7 are set to '1'.

Note that WData bit's value '1' does not mean 'Clear REJECT flag', but 'No Change'. Once REJECT flags are set, they can be cleared only by 1-clock commands.

## ■ DIRECT\_CHP\_CHN (0x5)

DIRECT\_CHP\_CHN command changes all of the ON-OFF states in the target STA10. The input WData value is written to all Channels of the specified STA10. The target STA10 is specified by Chip-ID. Figure 18 shows an example for DIRECT\_CHP\_CHN command.




Figure 18. Example for DIRECT\_CHP\_CHN Command.

In Figure 18, the input Chip-ID from the command is 0x1. All Channels of the STA10 whose Chip-ID is 0x1, is updated with the value of WData[7:0] (= 0x5A). Since all Channels are updated, the Core-ID included in the command is ignored. Note that the switches whose REJECT flags are set to '1' are not updated, and remain in OFF state.



### ■ DIRECT\_BNK\_CHN (0x6)

DIRECT\_BNK\_CHN command changes all of the ON-OFF states in STA10s in the selected Bank. The input WData value is written to all Channels of the STA10s. Figure 19 shows an example for DIRECT\_BNK\_CHN command.




Figure 19. Example for DIRECT\_BNK\_CHN Command.

In Figure 19, WData[7:0] is written to all Channels of all STA10s in the Bank. Since all Channels of all STA10s are the target of DIRECT\_BNK\_CHN command, Chip-ID and Core-ID are ignored. Note that the switches whose REJECT flags are set to '1' are not updated, and remain in OFF state.

### REJECT\_CHP\_CHN (0x7)

REJECT\_CHP\_CHN command controls REJECT flags of the specified STA10 in Channel unit. According to each bit's value of WData[7:0], it sets REJECT flags of each Channel's eight switches. Figure 20 shows an example for REJECT\_CHP\_CHN command.




Figure 20. Example for REJECT\_CHP\_CHN Command.

In Figure 20, target STA10 is selected by the Chip-ID (= the one with Chip-ID is 0x1). Each even numbered bit of WData decides REJECT flags of two Channels. Bit0, bit2, bit4, bit6 of WData[7:0] correspond to Channel0/1, Channel2/3, Channel4/5, Channel6/7. Since bit0, bit2, and bit6 are '0's, REJECT flags of Channel0/1, Channel2/3, Channel4/5, Channel6/7 are set to '1'.

Note that WData bit's value '1' does not mean 'Clear REJECT flag', but 'No Change'. Once REJECT flags are set, they can be cleared only by 1-clock commands.

For more information about the connection between control bits and switches, refer to Figure 9. STA10 Pin Sharing Structure.

### ■ WR\_CLCON (0x8)

WR\_CLCON command is used to update Current Limiting Control Register. Table 6 shows the contents of Current Limiting Control Register.

**Table 6. Current Limiting Control Register.**

Bit Name	Bits	Descriptions	Reset	Remarks
TV_WEN	7	TRM_VAL write enable. TRM_VAL is updated only if the written value of TV_WEN is '1'.	-	-
TRM_VAL	[6:4]	Current limit trimming (8step). Specifies the trimming value for Current Limiting target limit current. Used for the trimming of target limit current.  Note) UPDATED ONLY IF TV_WEN == '1'.	000	Initialized from OTP
CS_WEN	3	CS write enable. CS is updated only if the written value of CS_WEN is '1'.	-	-
CS	[2:0]	Limit current select. Specifies the target limit current for Current Limiting.  000: 50 mA 001: 100 mA 010: 150 mA 011: 200 mA 100: 250 mA 101: 300 mA 110: 350 mA 111: 400 mA  Note) UPDATED ONLY IF CS_WEN == '1'.	000	Initialized from OTP

TRM\_VAL register is the trimming value for target limit current. The target limiting current is specified by CS register. However, actual temperature which triggers Current Limiting can be different from the target limiting current. Current Limiting circuit is trimmed with TRM\_VAL register to minimize this difference.

CS register specifies the actual target limit current for Current Limiting. Current limiting occurs if current flows more than specified in CS register.

Though the default values for TRM\_VAL / CS registers are loaded from internal OTP memory on bootstrap, their values can be changed by WR\_CLCON command. To make it possible to update TRM\_VAL / CS registers respectively, TV\_WEN / CS\_WEN bits are supported. To update TRM\_VAL register, TV\_WEN should be HIGH. To update CS register, CS\_WEN should be HIGH. The write-enable feature helps update either TRM\_VAL or CS register keeping the other register's value not changed.

Note that writing to Current Limiting Control Register is prohibited by default. To write to Current Limiting Control Register, EN1\_WCON / EN2\_WCON commands should be preceded. For more information about EN1\_WCON / EN2\_WCON commands, refer to *EN1\_WCON / EN2\_WCON / DIS\_WCON* of *Commands Descriptions*.

### ■ WR\_TSDCON (0x9)

WR\_TSDCON command is used to update Thermal Shutdown Control Register. Table 7 shows the contents of Thermal Shutdown Control Register.

**Table 7. Thermal Shutdown Control Register.**

Bit Name	Bits	Descriptions	Reset	Remarks
TT_WEN	7	TSD_TRIM write enable. TSD_TRIM is updated only if the written value of TT_WEN is '1'.	-	-
TSD_TRIM	[6:4]	Thermal shutdown temp. trim (8step). Specifies the trimming value for Thermal Shutdown target temperature. Used for the trimming of target temperature of Thermal Shutdown.  Note) UPDATED ONLY IF TT_WEN == '1'.	000	Initialized from OTP
RSVD	[3:2]	Reserved	-	-
TS_WEN	1	TSS write enable. TSS is updated only if the written value of TS_WEN is '1'.	-	-
TSS	0	Thermal shutdown hysteresis select.  0: Selects Hysteresis A (about 20°C) 1: Selects Hysteresis B (about 10°C)  NOTE) UPDATED ONLY IF TS_WEN == '1'.	0	Initialized from OTP

TSD\_TRIM register is the trimming value for Thermal Shutdown target temperature. The target temperature of LSW9X00 Thermal Shutdown circuit is 150°C. However, actual temperature which triggers Thermal Shutdown can be different from the target temperature (i.e. 150°C). Thermal Shutdown circuit is trimmed with TSD\_TRIM register to minimize this difference.

TSS register selects Thermal Shutdown Hysteresis. If a switch is turned off by Thermal Shutdown, the switch can be turned on after the temperature goes below (150 – Thermal Shutdown Hysteresis) °C.

Though the default values for TSD\_TRIM / TSS registers are loaded from internal OTP memory on bootstrap, their values can be changed by WR\_TSDCON command. To make it possible to update TSD\_TRIM / TSS registers respectively, TT\_WEN / TS\_WEN bits are supported. To update TSD\_TRIM register, TT\_WEN should be HIGH. To update TSS register, TS\_WEN should be HIGH. The write-enable feature helps update either TSD\_TRIM or TSS register keeping the other register's value not changed.

Note that writing to Thermal Shutdown Control Register is prohibited by default. To write to Thermal Shutdown Control Register, EN1\_WCON / EN2\_WCON commands should be preceded. For more information about EN1\_WCON / EN2\_WCON commands, refer to *EN1\_WCON / EN2\_WCON / DIS\_WCON* of *Commands Descriptions*.

## ■ DIRECT\_COR\_SW (0xA)

DIRECT\_COR\_SW command changes the ON-OFF states of a Core in the target STA10. The input WData value is written to the target Core of the specified STA10. The target STA10 is specified by Chip-ID, and the target Core by Core-ID. Figure 21 shows an example for DIRECT\_COR\_SW command.




Figure 21. Example for DIRECT\_COR\_SW Command.

In Figure 21, the input Chip-ID from the command is 0x1, and Core-ID is 0x6. According to the input Chip-ID and Core-ID, Core6 of the STA10 whose Chip-ID is 0x1, is updated with the value of WData[7:0] (= 0xA5). Since only even numbered bits are used for the control of the switches, the write data 0xA5 is regarded as 0x0F. Note that the switches whose REJECT flags are set to '1' are not updated, and remain in OFF state.

For more information about the connection between control bits and switches, refer to Figure 9. STA10 Pin Sharing Structure.



## ■ DIRECT\_CHN\_SW (0xB)

DIRECT\_CHN\_SW command changes the ON-OFF states of a Channel in the target STA10. The input WData value is written to the target Channel of the specified STA10. The target STA10 is specified by Chip-ID, and the target Channel by Core-ID. Figure 22 shows an example for DIRECT\_CHN\_SW command.




Figure 22. Example for DIRECT\_CHN\_SW Command.

In Figure 22, the input Chip-ID from the command is 0x2, and Core-ID is 0x4. According to the input Chip-ID and Core-ID, Channel4 of the STA10 whose Chip-ID is 0x2, is updated with the value of WData[7:0] (= 0x5A). However, switches in Channel5 are also updated to 0x5A, because they are controlled by control registers for SW4s in all Cores, (i.e. Channel4).

Note that the switches whose REJECT flags are set to '1' are not updated, and remain in OFF state.

For more information about the connection between control bits and switches, refer to Figure 9. STA10 Pin Sharing Structure.

### ■ REJECT\_COR\_SW (0xC)

REJECT\_COR\_SW command updates REJECT flags of the specified Core. It receives Chip-ID and Core-ID, and uses them to specify the target Channel in the target STA10. According to each bit's value of WData[7:0], it sets REJECT flags of each switch of the selected Core. Figure 23 shows an example for REJECT\_COR\_SW command.




Figure 23. Example for REJECT\_COR\_SW Command.

In Figure 23, since Chip-ID is 0x1, the one with Chip-ID is 0x1 is selected as the target (i.e. the one with Chip-ID = 0x2 is not affected). Core-ID (= 0x6) specifies the target Core as Core6.

WData[7:0] contains the actual update value of REJECT flags. If a bit of WData is '0', it indicates that the corresponding switch's REJECT flag should be set to '1'. In Figure 23, WData is 0x3A, and bit7, bit6, bit2, bit0 of WData are ZERO. Since even numbered bits control two switches including odd numbered switches, it results in that REJECT flags of switch7, switch6, switch3, switch2, switch1, and switch0 are set to '1'. ON-OFF states of those switches are also set to OFF.

Note that WData bit's value '1' does not mean 'Clear REJECT flag', but 'No Change'. Once REJECT flags are set, they can be cleared only by 1-clock commands.

For more information about the connection between control bits and switches, refer to Figure 9. STA10 Pin Sharing Structure.

### ■ REJECT\_CHN\_SW (0xD)

REJECT\_CHN\_SW command updates REJECT flags of the specified Channel. It receives Chip-ID and Core-ID, and uses them to specify the target Channel in the target STA10. The Core-ID is used as the Channel-ID. According to each bit's value of WData[7:0], it sets REJECT flags of each switch of the selected Channel. Figure 24 shows an example for REJECT\_CHN\_SW command.




Figure 24. Example for REJECT\_CHN\_SW Command.

In Figure 24, since Chip-ID is 0x2, the one with Chip-ID is 0x2 is selected as the target (i.e. the one with Chip-ID = 0x1 is not affected). Core-ID (= 0x0) specifies the target Channel as Channel0, which includes all switch0 s from Core0 to Core7. Additionally, Channel1 is also selected as the target, because odd numbered switches in every Core are controlled by even numbered control bits. In this example, since control bits for switch0s also control switch1s, Channel1 is also chosen as the target.

WData[7:0] contains the actual update value of REJECT flags. If a bit of WData is '0', it indicates that the corresponding switch's REJECT flag should be set to '1'. In Figure 24, since WData is 0x3A, bit7, bit6, bit2, bit0 of WData are ZERO. This results in that REJECT flags of switch0/1s in Core7, Core6, Core2, Core0 are set to '1'. ON-OFF states of those switches are also set to OFF.

Note that WData bit's value '1' does not mean 'Clear REJECT flag', but 'No Change'. Once REJECT flags are set, they can be cleared only by 1-clock commands.

For more information about the connection between control bits and switches, refer to Figure 9. STA10 Pin Sharing Structure.

## PACKAGE INFORMATION




Figure 25. Package Information.

## APPLICATION EXAMPLE

## IC and Package Information





Figure 26. IC and package information


STA10 includes all the passive components required for more stable operation. All the bypass capacitors, between AVDD and AVSS and between DVDD and DVSS, are embedded in the package. All the pull-up and pull-down resistors are included in the I/O block of the IC.



## Power Supply Configuration



(a) In case of using 2.5V power supply for AVDD




(b) In case of using 5V power supply directly for AVDD


**Figure 267. Application Example**

STA10 IC supports unipolar configuration. That is, each switch in the STA10 IC can pass a signal having the voltage level between AVDD and ground level (AVSS=GND). Moreover, STA10 IC can also support bipolar configuration that negative voltage less than ground level can be applied to AVSS. With maintaining maximum operating voltage between AVDD and AVSS as 5.5V, AVSS can be maximally lowered to -2.5V. When using the negative voltage to AVSS, to prevent latch-up phenomenon of STA10 IC, a Schottky barrier diode should be attached between AVSS (anode) and DVSS (cathode). Without this protection diode, permanent malfunction of STA10 IC may occur occasionally.

## Control I/O Pin Connection



(a) In case of using the external RSTN signal from FPGA



(b) In case of not using the external RSTN signal from FPGA but using the internal reset

**Figure 278. Recommended I/O connection**

STA10 ICs can share their control pins such as CSN, RSTN, WRN, CLK, and DATA[3:0]. Figure 27 (a) shows the I/O pin configuration in case of using the external RSTN signal from FPGA. And Figure 27 (b) shows the I/O pin configuration in case of not using the external RSTN signal from FPGA but using the internal reset signal generated by internal power-on-reset (POR) circuit. Any pull-up/down resistor or bypass capacitor is not required to be attached.

## REVISION HISTORY

Revision	Date	Description
0.0	2015-08	Initial draft
0.1	2015-10	Changes Figure 4. Reset and Stand-by Sequence., and related timing parameters ( $t_{RST}$ , $t_{ORD}$ ).
0.2	2015-11	Corrects waveforms in Figure 18, Figure 19, and Figure 20.
0.3	2016-02	Divides the waveform in Figure 4 into two cases. Added maximum clock frequency. Added description for <i>Power-up Sequence</i> . Changed title to <i>Current Limiting (Default: Disable)</i> . Modified description for <i>Current Limiting (Default: Disable)</i> . Changed title to <i>Thermal Shutdown (Default: Disable)</i> .
0.4	2016-03	Corrects <i>All switch On/Off operating simultaneously</i> TIMING CHARACTERISTICS title hierarchy. Added $f_{CLK}$ , $f_{SW}$ in <i>All switch On/Off operating simultaneously</i> TIMING CHARACTERISTICS, and modified related Notes. Added $f_{CLK}$ condition for dynamic current measurement. Added <i>APPLICATION EXAMPLE</i> . Removed $t_{SWEN}$ . Added Figure 5 (a), and (b).
0.5	2018-12	Added maximum clock frequency (1.25MHz to 10KHz) Changed Company Address

## DOCUMENT INFORMATION

File name: STA10 Datasheet  
 Product code: STA10  
 Product description: Analog Switch IC  
 Document revision: 0.5  
 Revision date: 2018-12



The world is driven by analog

## Main Office

1F Jeongseong Building 414  
 Hyoryeong-ro, Seocho-gu, Seoul, Korea (06728)  
 Phone: 82-2-581-5510  
 Mail: leolsi@leolsi.com