
# STA-FX2 Datasheet 128-Channel CMOS Analog Switch IC

23 March 2015 e-mail: leolsi@leolsi.com



Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. LEOLSI MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. LeoLSI disclaims all liability arising from this information and its use. Use of LeoLSI devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless LeoLSI from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any LeoLSI intellectual property rights.

#### **GENERAL DESCRIPTION**

The STA IC is a monolithic CMOS device containing 128 independently-selectable switches. These switches are fabricated with an advanced submicron CMOS process that provides low power dissipation, low on resistance, low leakage currents, and high signal bandwidth. The STA IC is designed to operate in 3.3V for digital circuits and 5V for analog switches. Each switch can operate with a wide input and output voltage range. The off-leakage current is only 30nA at room temperature of 25°C.

All digital inputs have 0.8-V to 2.4-V input noise margin to ensure TTL/CMOS-logic compatibility when using a 3.3-V power supply.

#### **FEATURE**

3.3V logic-compatible input ( $V_{IH}$ =2.4V,  $V_{IL}$ =0.8V) Dual supply operation: 3.3V for digital, 5V for analog. Analog signal frequency: DC-to-1MHz Low on-resistance: 1 $\Omega$  (@typ) Wide range analog input from 0V to 5V Chip-ID programmable with OTP memory Multi-channel switch control Switching control using CMOS IF command 360-pin FBGA package

#### **APPLICATIONS**

Data-acquisition systems Mechanical reed-relay replacement Communication systems

#### **FUNCTIONAL DIAGRAM**




Figure 1. Functional Diagram



#### ABSOLUTE MAXIMUM RATINGS\_\_\_\_\_

#### (All Voltages Referenced to GND, Unless Otherwise Noted.)

AVDD (for Analog Switch)	0.3V to +6V
DVDD (for Digital Control)	-0.3V to +4.5V
Voltage at any digital pin	-0.3V to +4.5V
Voltage at any analog pin	0.3V to +6V
Continuous current into any terminal	50mA
Peak current into analog switch I/O	100mA
(current pulse with 1ms and 10% duty c	ycle)

Operating temperature range	40°C to +85°C
Storage temperature range	65°C to +125°C
Junction temperature	+150°C
ESD protection on all pins (HBM, M	M)≥2kV, 200V

Notice: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at those or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# ELECTRICAL CHARACTERISTICS\_\_\_\_

AVDD=5.0V, AVSS=0V, DVDD=3.3V, DVSS=0V and TA = +25°C, unless otherwise noted.

PARAMETER	SYMBOL	CONDITION		UNIT		
PARAMETER	SYMBOL CONDITION -		MIN	TYP	MAX	UNIT
POWER SUPPLIES						
A 1 0 1 1 1 1 1	AVDD	AVSS=0V	4.5	5	5.5	V
Analog Supply Voltage	AVDD	AVSS=-2.5V	2.0	2.5	3.0	V
Digital Supply Voltage	DVDD		3.0	3.3	3.6	V
Analog Ground Voltage	AVSS		-	AVDD-5	0	V
Digital Ground Voltage	DVSS		-	0	-	V

## **ELECTRICAL CHARACTERISTICS (Continued)**

AVDD=5.0V, AVSS=0V, DVDD=3.3V, DVSS=0V and TA = +25°C, unless otherwise noted.

		0/41501	CONDITION		VALUI	VALUE	
PARAMETER		SYMBOL CONDITION		MIN	TYP	MAX	UNIT
ANALOG S	WITCH			·			
Top Signal	Input Range	V <sub>AIN</sub>		0		AVDD	V
Range	Output Range	V <sub>AOUT</sub>		0		AVDD	V
Bottom	Input Range	V <sub>BIN</sub>		0		AVDD	V
Signal Range	Output Range	V <sub>BOUT</sub>		0		AVDD	V
Top Channe	l On Current	I <sub>ACH_ON</sub>	AVDD=5V, V <sub>AIN</sub> =0V or 5V			50	mA
Bottom Channel On Current		I <sub>BCH_ON</sub>	AVDD=5V, V <sub>BIN</sub> =0V or 5V			50	mA
Top Switch	On-resistance	R <sub>AON</sub>	V <sub>AIN</sub> =0V to AVDD , I <sub>ACH_ON</sub> =-1mA		1	3	Ω
Bottom Switch On-resistance		R <sub>BON</sub>	V <sub>BIN</sub> =0V to AVDD , I <sub>BCH_ON</sub> =-1mA		1	3	Ω
_	Source Off Leakage Current	I <sub>AS_OFF</sub>	AVDD=5V, V <sub>AIN</sub> =5, V <sub>AOUT</sub> =0V		0.05	1	uA
Top Leakage Current	Drain Off Leakage Current	I <sub>AD_OFF</sub>	AVDD=5V, V <sub>AIN</sub> =0V, V <sub>AOUT</sub> =5V		0.05	1	uA
	Channel On Leakage Current	I <sub>ACH_OFF</sub>	AVDD=5V, V <sub>AIN</sub> =0V or 5V		0.05	1	uA
Source Off Leakage		I <sub>BS_OFF</sub>	AVDD=5V, V <sub>BIN</sub> =5, V <sub>BOUT</sub> =0V		0.05	1	uA
Bottom Leakage Current	Drain Off Leakage Current	I <sub>BD_OFF</sub>	AVDD=5V, V <sub>BIN</sub> =0V, V <sub>BOUT</sub> =5V		0.05	1	uA
	Channel On Leakage Current	I <sub>BCH_OFF</sub>	AVDD=5V, V <sub>BIN</sub> =0V or 5V		0.05	1	uA

## **ELECTRICAL CHARACTERISTICS (Continued)**

AVDD=5.0V, AVSS=0V, DVDD=3.3V, DVSS=0V and TA = +25°C, unless otherwise noted.

PARAMETER		SVMPOL	CONDITION		VALUE		UNIT
		SYMBOL CONDITION		MIN	TYP	MAX	UNII
DIGITAL I/O							
Top Logic Input	Input High	V <sub>AIH</sub>		0.7* DVDD			V
Voltage	Input Low	V <sub>AIL</sub>				0.3* DVDD	V
Bottom	Input High	V <sub>BIH</sub>		0.7* DVDD			V
Logic Input Voltage	Input Low	V <sub>BIL</sub>				0.3* DVDD	V
Top	Input High	I <sub>AIH</sub>		-1		1	uA
Logic Input Current	Input Low	I <sub>AIL</sub>		-1		1	uA
Bottom	Input High	I <sub>BIH</sub>		-1		1	uA
Logic Input Current	Input Low	I <sub>BIL</sub>		-1		1	uA
SWITCH DYN	AMIC CHARACT	ERISTICS					
Switching	Turn ON Time	t <sub>ON</sub>	Clock base (calculate for special condition)		175		ns
Time	Turn OFF Time	toff			235		ns
	Input Off- Capacitance	C <sub>AIN_OFF</sub>			150		pF
Top Capacitance	Output Off- Capacitance	C <sub>AOUT_OFF</sub>			150		pF
	Output On- Capacitance	C <sub>AOUT_ON</sub>			300		pF
	Input Off- Capacitance	C <sub>BIN_OFF</sub>			150		pF
Bottom Capacitance	Output Off- Capacitance	C <sub>BOUT_OFF</sub>			150		pF
	Output On- Capacitance	C <sub>BOUT_ON</sub>			300		pF
Off-Isolation			No Load, f <sub>SW</sub> =1MHz	-16			dB
Channel-to-Ch	annel Crosstalk		No Load, f <sub>SW</sub> =1MHz	-41			dB

#### ELECTRICAL CHARACTERISTICS (Continued)\_\_\_\_\_

AVDD=5.0V, AVSS=0V, DVDD=3.3V, DVSS=0V and TA = +25°C, unless otherwise noted

PARAMETER		SYMBOL	CONDITION		VALUE		UNIT
		STIMBOL	CONDITION	MIN	TYP	MAX	UNII
POWER CONS	SUMPTION						
Тор	Static	I <sub>AVDD_ST</sub>	AVDD=5V			1	uA
Analog Operating Current (AVDD)	erating rent Dynamic I <sub>AVDD_DYN</sub> AVI		AVDD=5V, f <sub>SW</sub> =1.25MHz (Note1), All switch On/Off operating simultaneously			50	mA
Bottom	Static	I <sub>AVDD_ST</sub>	AVDD=5V			1	uA
Analog Operating Current (AVDD)	Dynamic	I <sub>AVDD_DYN</sub>	AVDD=5V, f <sub>SW</sub> =1.25MHz (Note1), All switch On/Off operating simultaneously			50	mA
Тор	Static	I <sub>DVDD_ST</sub>	DVDD=3.3V			1	uA
Digital Operating Current (DVDD)	Dynamic	I <sub>DVDD_DYN</sub>	DVDD=3.3V, f <sub>CLK</sub> =10MHz (Note1), Combined operation of Reset, Group-On and DUT- Reject			400	uA
Bottom	Static	I <sub>DVDD_ST</sub>	DVDD=3.3V			1	uA
Digital Operating Current (DVDD)	Dynamic	I <sub>DVDD_DYN</sub>	DVDD=3.3V, f <sub>CLK</sub> =10MHz (Note1), Combined operation of Reset, Group-On and DUT- Reject			400	uA

**Note1**: The  $f_{CLK}$  is the frequency of digital signal CLK. When the  $f_{CLK}$  is 10MHz, the maximum switching frequency ( $f_{SW}$ ) is 1.25MHZ (1-clock command).

**Note2**: The maximum of total analog operating current is 100 mA calculated by adding together Top and Bottom. The maximum of total digital operating current is 800 uA calculated by adding together Top and Bottom.

#### TIMING CHARACTERISTICS\_

AVDD=5.0V, AVSS=0V, DVDD=3.3V, DVSS=0V and TA = +25°C, unless otherwise noted

PARAMETER	SYMBOL	CONDITION		VALUE		UNIT
PARAMETER	SYMBOL CONDITION		MIN	TYP	MAX	UNIT
DIGITAL I/O SIGNALS						
CLK Period	tperiod				20	ns
DATA to CLK Setup Time	t <sub>DS</sub>		10			ns
DATA to CLK Hold Time	t <sub>DH</sub>		5			ns
CSN to CLK Setup Time	t <sub>CS</sub>		10			ns
CSN to CLK Hold Time	tch		5			ns
WRN to CLK Setup Time	t <sub>WS</sub>		10			ns
WRN to CLK Hold Time	t <sub>WH</sub>		5			ns
POWER AND RESET SEQUENCE	E					
Power-up Period	t <sub>PU</sub>		500			us
Power-down Period	t <sub>PD</sub>		500			us
Power-on Reset Time	t <sub>RST</sub>		2			us
Chip-ID Read Routine Time	t <sub>IDRD</sub>		2			us
SWITCH ON/OFF TIMING DIAGE	RAM					
Switch Control Enable Time	tswen		1			us
1-Clock Command Control Time	tsw1				3	cycle
2-Clock Command Control Time	t SW2				6	cycle

Note3: The AC parameters of 'DIGITAL I/O SIGNALS', 'POWER AND RESET SEQUENCE' and 'SWITCH ON/OFF TIMING DIAGRAM' of Top and Bottom are the same each other.

#### Timing Diagram of Digital I/O Signals






Figure 2. Timing Diagram of Digital Signals

#### Power and Reset sequence




a. When AVSS = 0 V




b. When AVSS < 0 V

Figure 3. Power-up Sequence





a. When AVSS = 0 V



b. When AVSS < 0 V

Figure 4. Power-down Sequence




Figure 5. Reset and Stand-by Sequence

#### Switch On/Off Timing Diagram




Figure 6. Switch On/Off Timing Diagram

#### PIN MAPPING TABLE\_

# (TOP View)

	-1	R	Ъ	z	Ζ	_	~	_	I	മ	т	т	D	0	В	Þ	_
AIN15	AOUT14	AIN13	AOUT12	AIN11	AOUT10	AIN8	AOUT7	AIN5	AOUT4	AIN2	AOUT1	AINO	A_DATA3	A_DATA1	A_TEST_IN	A_CLK	1
AOUT15	AIN14	AOUT13	AIN12	AOUT11	AIN10	AOUT8	AIN7	AOUT5	AIN4	AOUT2	AIN1	AOUT0	A_DATA2	A_DATA0	A_CSN	A_PAGE_UP	2
BIN15	воит12	BIN12	воит9	BIN9	АОПТ9	AIN9	AOUT6	AIN6	AOUT3	AIN3	BOUT1	BIN1	воито	BINO	A_RSTN	A_WRN	ω
BOUT15	BIN13	воит13	BIN10	воит10	BIN7	BOUT7	BIN5	воит5	BIN3	воитз	BIN2	воит63	BIN63	воит62	BIN62	VPP	4
AIN16	BOUT14	BIN14	BOUT11	BIN11	воит8	BIN8	воит6	BIN6	BOUT4	BIN4	воит2	AVDD	воит61	BIN61	АОПТ63	AIN63	5
AOUT16	AIN17	AOUT17	AIN18	AOUT18	BIN16	воит16	BIN17	BOUT17	AVDD	AVDD	AVDD	воит60	BIN59	воит59	AIN62	АОИТ62	6
AIN19	АОПТ19	AIN20	АОИТ20	BIN18	воит18	BIN19	B_DATA3	B_DATA1	B_TEST_IN	DVDD	DVDD	BIN60	воит58	BIN58	AOUT61	AIN61	7
AOUT21	AIN21	АОИТ22	AIN22	воит20	BIN20	воит19	B_DATA2	B_DATA0	DVSS	DVSS	AVSS	воит57	BIN56	воит56	AIN60	АОИТ60	<b> </b> ∞
AIN23	АОПТ23	AIN24	AOUT24	BIN21	BOUT21	BIN23	B_RSTN	B_CLK	B_CSN	B_PAGE_UP	AVSS	BIN57	воит55	BIN55	АОИТ59	AIN59	9
АОИТ25	AIN25	АОИТ26	AIN26	воит22	BIN22	воит23	BIN24	воит24	B_WRN	AVSS	AVSS	воит52	BIN54	воит54	AIN58	AOUT58	10
AIN27	АОИТ27	AIN28	АОИТ28	BIN25	воит26	BIN26	воит27	BIN27	воит42	BIN42	воит53	BIN52	воит51	BIN51	AOUT57	AIN57	٦
АОИТ29	AIN29	АОПТ30	AIN30	воит25	BIN28	воит28	BIN37	воит37	BIN41	BOUT41	BIN53	воит50	BIN50	AOUT56	AIN55	AOUT55	12
AIN31	AOUT31	BIN29	воит29	BIN30	воитзо	BIN36	воитз6	BIN40	воит40	BIN46	воит46	BIN49	воит49	AIN56	AOUT54	AIN54	13
АОИТ32	AIN32	воит31	BIN31	воит32	BIN32	воит35	BIN35	воитз9	BIN39	воит45	BIN45	воит48	BIN48	АОИТ53	AIN52	AOUT52	14
AIN33	АОПТ33	BIN33	воит33	BIN34	воит34	BIN38	воит38	BIN43	воит43	BIN44	BOUT44	BIN47	воит47	AIN53	AOUT51	AIN51	15
АОИТ34	AIN35	АОИТ36	AIN37	АОИТ38	AIN39	AOUT40	AIN41	AOUT42	AIN43	AOUT44	AIN45	AOUT46	AIN47	AOUT48	AIN50	AOUT50	16
AIN34	АОИТ35	AIN36	АОИТЗ7	AIN38	АОИТЗ9	AIN40	AOUT41	AIN42	AOUT43	AIN44	AOUT45	AIN46	AOUT47	AIN48	AOUT49	AIN49	17

#### PIN DESCRIPTIONS\_\_\_\_\_

PIN NAME	I/O	Descriptions
A_CLK	DI	System clock (TOP)
A_RSTN	DI	System reset. Active Low (TOP)
A_CSN	DI	Chip select. Active Low (TOP)
A_WRN	DI	Data write enable. Active Low (TOP)
A_DATA[3:0]	DIO	Data bus (TOP)
A_TEST_IN	DI	Tied to GND in Normal mode (TOP)
A_PAGE_UP	DI	Tied to GND in Normal mode (TOP)
VPP	PWR	Tied to GND in Normal mode (TOP, BOTTOM)
AIN[63:0]	Al	Analog switch input (TOP)
AOUT[63:0]	AO	Analog switch output (TOP)
AVDD	PWR	Analog Power (TOP, BOTTOM)
AVSS	GND	Analog Ground (TOP, BOTTOM)
DVDD	PWR	Digital Power (TOP, BOTTOM)
DVSS	GND	Digital Ground (TOP, BOTTOM)
B_CLK	DI	System clock (BOTTOM)
B_RSTN	DI	System reset. Active Low (BOTTOM)
B_CSN	DI	Chip select. Active Low (BOTTOM)
B_WRN	DI	Data write enable. Active Low (BOTTOM)
B_DATA[3:0]	DIO	Data bus (BOTTOM)
B_TEST_IN	DI	Tied to GND in Normal mode (BOTTOM)
B_PAGE_UP	DI	Tied to GND in Normal mode (BOTTOM)
BIN[63:0]	Al	Analog switch input (BOTTOM)
BOUT[63:0]	AO	Analog switch output (BOTTOM)

Al: analog input


DI: digital Input


DIO: digital Input / Output

PWR: power GND: ground



#### TEST CIRCUITS





Off isolation=20log(V<sub>AOUT</sub>/V<sub>AIN</sub>), On Loss=20log(V<sub>AOUT</sub>/V<sub>AIN</sub>)






Figure 7. Test Circuits




#### TEST RESULTS




On-resistance vs. vain




On-resistance(room temp) vs. vain



Cross talk vs. Frequency



Isolation vs. Frequency



On Loss vs. Frequency

Figure 8. Test Results



#### **DETAIL DESCRIPTIONS**

#### **Definitions**

The STA-FX2 IC consists of 16 cores which consist of 8 switches, hence it has 128 switches. The device provides two Chip-IDs for Top and Bottom and they can be programmed in internal OTP memory inside Top and Bottom individually. On the other hand, the eight Core-IDs of Top and Bottom are fixed in the device. The internal switch structure is shown in Figure 9. The Channel-ID is implicated in user defined commands interpreted in Digital Interface section.




Figure 9. STA-FX2 IC Internal Switch Structure and Definitions – Cores and Channels




Figure 10. STA-FX2 IC Application Structure and Definitions – Banks and Controls

In system application, two or more STA-FX2 ICs can be controlled by the same digital interface - control and data signals such as CLK, RESETN, CSN, WRN and DATA[3:0] shown in Figure 10 and these STA-FX2 IC network can be called as 'bank'. Because the Chip-ID is assigned in 5-bit address and two Chip-IDs can be used in one STA-FX2 IC, the maximum number of STA-FX2 IC in one bank is 16. The 3-bit address is used to assign Core-ID in Top and Bottom of STA-FX2 IC individually. The user can not apply the Chip-ID and the Core-ID to 1-clock command but to 2-clock command. Refer to Figure 12 and 13.

#### - Bank

The bank means STA network connected by the same digital interface - control and data signals such as CLK, RESETN, CSN, WRN and DATA[3:0]. Refer to the Figure 10.

#### - Reject

The individual switch control logic can be rejected from all commands. After entering reject state in which the switch is off, no command alters on/off state of rejected switch except the command 'INITIAL\_ALL', 'CANCEL\_REJECT' and external RSTN.

#### Digital Interface

#### - 1-Clock Command




Figure 11. 1-Clock Command Control Timing Diagram

The 1-clock command is applied to all cores and all switches. Furthermore, this command is applied to all STA ICs in the same bank. The 'CMD' in Figure 11 means command which defines following modes:

Command	Value	Function
NORMAL	0x0	Returns to normal mode from Load mode (release all chip selection)
LOAD_ALL	0x1	Selects all chips to load(apply) the same commands
VIRTUAL	0x2	Programming mode for test
CLEAR_ALL	0x3	Makes all switches off
ENABLE_ALL	0x4	Makes all switches on
INITIAL_ALL	0x5	Initializes all switches releasing reject condition and making them on

#### 2-Clock Command




Figure 12. 2-Clock Command Control Timing Diagram

The '2-clock command' can control 8 Cores individually as well as simultaneously. Especially, the case of simultaneous 8 Core control can explain Channel-level switch control and it means that the users do not access Channel-ID directly.

In 2-clock command protocol, the signal DATA[3:0] can represent several items 'C0', 'C1', 'A', 'D0' and 'D1' shown in Figure 12 and these can be interpreted like as Figure 13.




Figure 13. Interpretation of DATA[3:0] Signals in 2-Clock Command

The 'C0' and 'C1' are Chip-ID and Core-ID items and the address 'A' defines switch control Command. The Data 'D0' and 'D1' means the next state Value of 8 individual switches.

The 2-Clock command has three types of control.

- CHL(Chip-level): applied to all chips in the same bank (both Chip-ID and Core-ID are ignored)
- CRL(Core-level) : applied to all cores of selected chip (Chip-ID is referred but Core-ID is ignored)
- SWL(Switch-level): applied to selected switches of selected core (both Chip-ID and Core-ID are referred)

When the MSB of Command[3:0] is low, the Value[7:0] is applied to all Cores. Otherwise, the MSB of Command[3:0] is high, the Value[7:0] is applied to one Core selected by Core-ID[2:0].

The detail 2-Clock commands are given below.

Command	Value	Function	Remark
AND_CRL	0x0	Next switch status are produced by bitwise AND operation between current switch status and Data[7:0]. Applied to all cores of the selected chip.	CRL
OR_CRL	0x1	Next switch status are produced by bitwise OR operation between current switch status and Data[7:0] ].  Applied to all cores of the selected chip.	CRL
DIRECT_CRL	0x2	Next switch status are produced by Data[7:0] directly. Applied to all cores of the selected chip.	CRL
DIRECT_CHL	0x3	Next switch status are produced by Data[7:0] directly.  Applied to all cores of all chips in the same bank.	CHL
REJECT_CRL	0x4	Reject all switches of selected core by bitwise AND operation between current core reject status and Data[7:0].	CRL
-	0x5	Reserved	-
-	0x6	Reserved	-
-	0x7	Reserved	
AND_SWL	0x8	Next switch status are produced by bitwise AND operation between current switch status and Data[7:0]. Applied to the selected core.	SWL
OR_SWL	0x9	Next switch status are produced by bitwise OR operation between current switch status and Data[7:0].  Applied to the selected core.	SWL
DIRECT_SWL	0xa	Next switch status are produced by Data[7:0] directly. Applied to the selected core.	SWL
-	0xb	Reserved	-
REJECT_SWL	0xc	Reject selected switch by bitwise AND operation between current switch reject status and Data[7:0]	SWL
CANCEL_RJT	0xd	Cancel all switch-reject of selected core	-
-	0xe	Reserved	-
-	0xf	Reserved	-




Figure 14. Switch Control Structure for 2-Clock Command




Figure 15. Basic Concept of 2-Clock Command Switch Control




Figure 16. 2-Clock Command Switch Control - AND




Figure 17. 2-Clock Command Switch Control - OR




Figure 18. 2-Clock Command Switch Control - DIRECT




Figure 19. 2-Clock Command Switch Control - REJECT

#### **APPLICATION EXAMPLE**

The STA IC receives serial input data synchronized with a clock signal.

Most of all, to achieve maximum control speed in PCB, simulation using IBIS model should be carried out.

- 1. TEST\_IN, PAGE\_UP and VPP pins should be connected to ground through 20-k $\Omega$  (pull-down) resistor.
- 2. CSN pin should be connected to digital power through 20-k $\Omega$  (pull-up) resistor.
- 3. To guarantee the control speed, any resistor or capacitor should not be connected to CLK and DATA pins.
- 4. 10uF and 0.1uF decoupling capacitors should be connected to between AVDD and AVSS, and the same capacitors to between DVSS and DVSS.





Figure 20. Application Example of PCB design

#### PACKAGE INFORMATION



#### REVISION HISTORY\_\_\_\_\_

Revision	Date	Description
1.0	2015-03	Revised format

#### DOCUMENT INFORMATION\_

File name: STA-FX2 Datasheet

Product code: STA-FX2

Product description: Analog Switch IC

Document revision: 1.0 Revision date: 2015-03



The world is driven by analog

#### **Main Office**

2F Hansaeng Bldg., 1364-53, SeoCho-Dong, SeoCho-Gu, Seoul, Korea

Phone: 82-2-581-5510 Mail: leolsi@leolsi.com