# CS/ECE 552 Spring 2019 Homework 8

# Due 11:59 PM Central Time on Friday, April 12th, 2019

See below for policy on working with others. The standard late assignment policy applies: you may submit up to 2 days late with a 20% penalty for each late day.

#### What to Hand In

You may work on this assignment with your groupmates for the project and submit a single solution per group. If you choose to work separately, you should submit your own solution.

To submit this assignment, zip or tar your Verilog files together and submit them as a **single file named** <netID>-hw8.tgz or <netID>-hw8.zip on Canvas. Inside this tarball/zip, all files for problem 1 should be a folder called hw8\_1 and all files for problem 2 should be inside hw8\_2 – you must keep this directory structure. If you need the same file for multiple problems (e.g., problem 1 and problem 2), you should have a copy of that file in each part. Also, please do not create a top-level folder above these. For example, my Net ID is msinclair, so my submission would be called msinclair-hw8.tgz (or msinclair-hw8.zip) and in it would be hw8\_1/, hw8\_2/, and partners.txt. Note that net ID should be the name of the group member who uploads the submission. If you don't have experience with tar, I recommend consulting tutorials such as this one.

Your single zip/tar per group on Canvas should contain the following directories [ tar -cvf <netID>-hw8.tgz hw8\_1 hw8\_2 partners.txt ]. Details:

- 1. hw8\_1/
  - a. **schematic.pdf**: A schematic of your memory system with a direct-mapped cache that should show how the direct mapped cache, cache controller, and four-bank memory modules are connected (NOTE: these are the modules you will eventually use inside mem\_system.v in Phase 2.3).
  - b. **cacheFSM.pdf**: A state machine diagram for your cache controller for the direct-mapped cache.
- 2. hw8 2/
  - a. **schematic.pdf**: A schematic of your memory system with a two-way set associative cache that should show how the two-way set associative cache, cache controller, and four-bank memory modules are connected (NOTE: these are the modules you will eventually use inside mem\_system.v in Phase 2.3).
  - b. **cacheFSM.pdf**: A state machine diagram for your cache controller for the two-way set associative cache.
- 3. partners.txt Names must be included in the partners.txt file, as with other assignments.

All PDFs may be hand drawn, as long as they are legible. If the schematic or diagram is missing, you will automatically get **zero points** for that component of that problem.

#### **Total Points: 16**

The goal of this assignment is to develop the a) schematic and b) state machine diagram for the caches you'll be implementing in your project in Phase 2.3. All of the cache details are listed on the <u>Cache Design</u> Canvas page. **Read it carefully before starting!** 

As explained there, you will need to determine how your cache is arranged and functions before starting implementation. Draw out the state machine for your cache controller as this will be required to get it working correctly. You may implement either a Mealy or Moore machine though a Moore machine is recommended as it will likely be easier. Be forewarned that the **resulting state machine will be relatively large so it is best to start early**.

If we have concerns about your design, we will ask you to setup an appointment to talk about your FSM design before the Phase 2.3 due date.

## Problem 1 [8 points]

Create the schematic and state machine diagram for the direct-mapped caches you will initially be using in Phase 2.3. As explained above, your memory system schematic should show how the direct-mapped cache, cache controller, and four-bank memory modules are connected (NOTE: these are the modules you will eventually use inside mem\_system.v in Phase 2.3). And the state machine diagram should show the various states necessary to correctly operate your cache and the transitions between those states.

### Problem 2 [8 points]

Next, we will make our caches two-way set associative. Create the schematic and state machine diagram for a two-way set associative cache. If you do not need any changes to your state machine diagram from Problem 1, please submit the same state machine diagram for both problems.