Interrupts					
Event Number	Interrupt Description	Priority Group	Priority in Group		
8	Port 0: Receive character		0		
9	Port 0: Transmit complete		0		
23	Port 0: Receive message complete	Communications	0		
24	Port 1: Receive message complete	(highest)	1		
25	Port 1: Receive character		1		
26	Port 1: Transmit complete		1		
19	PT0 0 complete interrupt		0		
20	PT0 1 complete interrupt	-	1		
0	Rising edge, I0.0	-	2		
2	Rising edge, I0.1		3		
4	Rising edge, I0.2		4		
6	Rising edge, I0.3	-	5		
1	Falling edge, I0.0	-	6		
3	Falling edge, I0.1		7		
5	Falling edge, I0.2		8		
7	Falling edge, I0.3	-	9		
12	HSC0 CV=PV (current value = preset value)	-	10		
27	HSC0 direction changed	<u> </u>	11		
28	HSC0 external reset	Discrete (middle)	12		
13	HSC1 CV=PV (current value=preset value)	-	13		
14	HSC1 direction input changed	-	14		
15	HSC1 external reset		15		
16	HSC2 CV= PV	-	16		
17	HSC2 direction changed	-	17		
18	HSC2 external reset	<b>=</b>	18		
32	HSC3 CV=PV (current value=preset value)		19		
29	HSC4 CV=PV (current value=preset value)		20		
30	HSC4 direction changed	7	21		
31	HSC4 external reset		22		
33	HSC5 CV=PV (current value = preset value)		23		
10	Timed interrupt 0		0		
11	Timed interrupt 1	T	1		
21	Timer T32 CT= PT interrupt	Timed (lowest)	2		
22	Timer T96 CT=PT interrupt	7	3		

## SIMATIC S7-200 Quick Reference Card

	Special Memory Bits						
SM0.0	Always On	SM1.0	Result of operation = 0				
SM0.1	First Scan	SM1.1	Overflow or illegal value				
SM0.2	Retentive data lost	SM1.2	Negative result				
SM0.3	Power up	SM1.3	Division by 0				
SM0.4	30 s off / 30 s on	SM1.4	Table full				
SM0.5	0.5 s off / 0.5 s on	SM1.5	Table empty				
SM0.6	Off 1 scan / on 1 scan	SM1.6	BCD to binary conversion error				
SM0.7	Switch in RUN position	SM1.7	ASCII to HEX conversion error				

	High-Speed Counter Modes								
Mode	HSC0			HSC3	HSC4			HSC5	
Mode	10.0	10.1	10.2	10.1	10.3	10.4	10.5	10.4	
0	Clk			Clk	Clk			Clk	
1	Clk		Reset		Clk		Reset		
3	Clk	Direction			Clk	Direction			
4	Clk	Direction	Reset		Clk	Direction	Reset		
6	Clk Up	Clk Dwn			Clk Up	Clk Dwn			
7	Clk Up	Clk Dwn	Reset		Clk Up	Clk Dwn	Reset		
9	Phase A	PhaseB			PhaseA	Phase B			
10	Phase A	PhaseB	Reset		PhaseA	Phase B	Reset		
Mode	HSC1			HSC2					
wode	10.6	10.7	I1.0	I1.1	I1.2	I1.3	14.4	I1.5	
0	Clk				Clk				
1	Clk		Reset		Clk		Reset		
2	Clk		Reset	Start	Clk		Reset	Start	
3	Clk	Direction			Clk	Direction			
4	Clk	Direction	Reset		Clk	Direction	Reset		
5	Clk	Direction	Reset	Start	Clk	Direction	Reset	Start	
6	Clk Up	Clk Dwn			Clk Up	Clk Dwn			
7	Clk Up	Clk Dwn	Reset		Clk Up	Clk Dwn	Reset		
8	Clk Up	Clk Dwn	Reset	Start	Clk Up	Clk Dwn	Reset	Start	
9	Phase A	Phase B			Phase A	Phase B			
10	Phase A	Phase B	Reset		Phase A	Phase B	Reset		
				Start				Start	

Baranin tian	Range Limit				Accessible as			
Description	CPU 221	CPU 222	CPU 224	CPU 226	Bit	Byte	Word	DWord
User program size	2 Kwords	2 Kwords	4 Kwords	4 Kwords				
User data size	1 Kwords	1 Kwords	2.5 Kwords	2.5 Kwords				
Process-image input register	I0.0 to I15.7	I0.0 to I15.7	I0.0 to I15.7	I0.0 to I15.7	lx.y	IBx	IWx	IDx
Process-image output register	Q0.0 to Q15.7	Q0.0 to Q15.7	Q0.0 to Q15.7	Q0.0 to Q15.7	Qx.y	QBx	QWx	QDx
Analog inputs (read only)	_	AIW0 to AIW30	AIW0 to AIW62	AIW0 to AIW62			AlWx	
Analog outputs (write only)	_	AQW0 to AQW30	AQW0 to AQW62	AQW0 to AQW62			AQWx	1
Variable memory (V) <sup>1</sup>	V0.0 to V2047.7	V0.0 to V2047.7	V0.0 to V5119.7	V0.0 to V5119.7	Vx.y	VBx	VWx	VDx
Local Memory (L) <sup>2</sup>	L0.0 to L63.7	L0.0 to L63.7	L0.0 to L63.7	L0.0 to L63.7	Lx.y	LBx	LWx	LDx
Bit Memory (M)	M0.0 to M31.7	M0.0 to M31.7	M0.0 to M31.7	M0.0 to M31.7	Mx.y	MBx	MWx	MDx
Special Memory (SM) Read only	SM0.0 to SM179.7 SM0.0 to SM29.7	SM0.0 to SM299.7 SM0.0 to SM29.7	SM0.0 to SM299.7 SM0.0 to SM29.7	SM0.0 to SM299.7 SM0.0 to SM29.7	SMx.y	SMBx	SMWx	SMDx
Timers Retentive on-delay 1 ms Retentive on-delay 10 ms Retentive on-delay 100 ms On/Off delay 1 ms On/Off delay 10 ms On/Off delay 10 ms	T1 to T4, T65 to T68 T5 to T31, T69 to T95 T32, T96	256 (T0 to T255) T0, T64 T1 to T4, T65 to T68 T5 to T31, T69 to T95 T32, T96 T33 to T36, T97 to T100 T37 to T63,T101 to T255	256 (T0 to T255) T0, T64 T1 to T4, T65 to T68 T5 to T31, T69 to T95 T32, T96 T33 to T36, T97 to T100 T37 to T63,T101 to T255	256 (T0 to T255) T0, T64 T1 to T4, T65 to T68 T5 to T31, T69 to T95 T32, T96 T33 to T36, T97 to T100 T37 to T63, T101 to T255	Tx		Тх	
Counters	C0 to C255	C0 to C255	C0 to C255	C0 to C255	Сх		Сх	
High-speed counter	HC0, HC3, HC4, HC5	HC0, HC3, HC4, HC5	HC0 to HC5	HC0 to HC5				HCx
Sequential control relays (S)	S0.0 to S31.7	S0.0 to S31.7	S0.0 to S31.7	S0.0 to S31.7	Sx.y	SBx	SWx	SDx
Accumulator registers	AC0 to AC3	AC0 to AC3	AC0 to AC3	AC0 to AC3		ACx	ACx	ACx
Jumps/Labels	0 to 255	0 to 255	0 to 255	0 to 255				
Calls/Subroutines	0 to 63	0 to 63	0 to 63	0 to 63				
Interrupt routines	0 to 127	0 to 127	0 to 127	0 to 127				
PID loops	0 to 7	0 to 7	0 to 7	0 to 7				
Port	Port 0	Port 0	Port 0	Port 0, Port 1				

LD LDI LDNI A AI AN O OI ON	N N N N	Load Load Immediate Load Not Load Not Immediate	9-2 9-3 9-2
LDN LDNI A AI AN ANI O	N N	Load Not	
A AI ANI O OI	N N		9-2
A AI AN ANI O OI	N		9-3
AI AN ANI O OI		AND	9-2
ANI O OI	N	AND Immediate	9-3
0 0I	N	AND Not	9-2
OI	N	AND Not Immediate	9-3
	N	OR	9-2
ON	N	OR Immediate	9-3
	N	OR Not	9-2
ONI	N	OR Not Immediate	9-3
LDBx	N1, N2	Load result of Byte Compare N1(x:<,<=,=,>,>=, or <>)	9-10
ABx	N1, N2	AND result of Byte Compare N1(x: <,<=,=,>,>=, or <>) N2	9-10
OBx	N1, N2	OR result of Byte Compare N1(x: <,<=,=,>,>=, or <>) N2	9-10
LDWx	N1, N2	Load result of Word Compare N1(x:	9-11
AWx	N1, N2	<pre>&lt;,&lt;=,=,&gt;,&gt;=, or &lt;&gt;) N2 AND result of Word Compare N1 (x:</pre>	9-11
01	N	<,<=,=,>,>=, or <>) N2	
OWx	N1, N2	OR result of Word Compare N1 (x: <,<=,=,>,>=, or <>) N2	9-11
LDDx	N1, N2	Load result of DWord Compare N1 (x: <,<=,=,>,>=, or <>) N2	9-12
ADx	N1, N2	AND result of DWord Compare N1(x: <,<=,=,>,>=, or <>) N2	9-12
ODx	N1, N2	OR result of DWord Compare N1(x: <,<=,=,>,>=, or <>) N2	9-12
LDRx	N1, N2	Load result of Real Compare N1 (x: <,<=,=,>,>=, or <>) N2	9-13
ARx	N1, N2	AND result of Real Compare N1 (x: <,<=,=,>,>=, or <>) N2	9-13
ORx	N1, N2	OR result of Real Compare N1 (x: <,<=,=,>,>=, or <>) N2	9-13
NOT		Stack Negation	9-4
EU		Detection of Rising Edge	9-4
ED		Detection of Falling Edge	9-4
=	N	Assign Value	9-6
- =l	N	Assign Value Immediate	9-6
S	S_BIT, N	Set bit Range	9-7
R	S BIT, N	Reset bit Range	9-7
SI	S BIT, N	Set bit Range Immediate	9-8
RI	S_BIT, N	Reset bit Range Immediate	9-8
Math, Ir	ncrement, and	d Decrement Instructions	•
+1	IN1, OUT	Add Integer, DWord or	9-73
+D	IN1, OUT	Real	9-74
+R	IN1, OUT	IN1+OUT=OUT	9-82
-1	IN1, OUT	Subtract Integer, DWord,	9-73
–D	IN1, OUT	or Real OUT-IN1=OUT	9-74
–R	IN1, OUT		9-82
MUL	IN1, OUT	Multiply Integer (16*16–>32) Multiply	9-77
*R	IN1, OUT	Integer or Double Integer	9-83
*D *I	IN1, OUT	or Real	9-76
	IN1, OUT	IN1 * OUT = OUT	9-75
DIV	IN1, OUT	Divide Integer or Real	9-77
/R	IN1, OUT	OUT / IN1 = OUT	9-83
/D /I	IN1, OUT IN1, OUT		9-76 9-75
SQRT	IN1, OUT	Square Root	9-75
LN	IN, OUT	· ·	9-85
		Natural Logarithm	
INCB	OUT	Increment Byte, Word or DWord	9-79 9-79
INCD	OUT		9-79

DECB	OUT	Decrement Byte, Word,	9-79
DECW	OUT	or DWord	9-79
DECD	OUT		9-80
PID	Table, Loop	PID Loop	9-87
cos	Table, Loop	Sine, Cosine, Tangent, or	9-86
SIN	Table, Loop	Natural Exponential	9-86
TAN	Table, Loop		9-86
EXP	In, Out		9-86
	Timer and Co	unter Instructions	
TON	Txxx, PT	On Delay Timer	9-15
TOF	Txxx, PT	Off Delay Timer	9-15
TONR	Txxx, PT	Retentive On Delay Timer	9-15
CTU	Cxxx, PV	Count Up	9-23
CTUD	Cxxx, PV	Count Up/Down	9-23
CTD	Cxxx, PV	Count Down	9-23
	Real Time Cl	lock Instructions	•
TODR	Т	Read Time of Day clock	9-71
TODW	Т	Write Time of Day clock	9-71
	Program Cor	ntrol Instructions	
END		Conditional End of	9-145
		Program	
STOP		Transition to STOP Mode	9-145
WDR		WatchDog Reset (300 ms)	9-146
JMP	N	Jump to defined Label	9-148
LBL	N	Define a Label to Jump to	9-148
CALL	N	Call a Subroutine	9-149
CRET		Conditional Return from SBR	9-149
FOR	INDX, INIT, FINAL	For/Next Loop	9-154
NEXT			9-154
LSCR	N	Load, Transition, and End	9-157
SCRT	N	Sequence Control Relay Segment	9-157
SCRE		,	9-157
AENO		And ENO	9-168
Mov	ve, Shift, Rotat	e and Fill Instructions	
MOVB	IN, OUT	Move Byte, Word,	9-102
MOVW	•	DWord, Real	9-102
MOVD	IN, OUT		9-102
MOVR	IN, OUT		9-102
BMB	IN, OUT, N	Block Move Byte, Word, DWord	9-103
BMW	IN, OUT, N	DWold	9-103
BMD	IN, OUT, N		9-103
BIR	IN, OUT,	Move Byte Immediate Read	9-106
BIW	IN, OUT,	Move Byte Immediate Write	9-106
SWAP	IN	Swap Bytes	9-105
SHRB	Data,	Shift Register Bit	9-127
	S_bit, N		
SRB	OUT, N	Shift Right Byte, Word, DWord	9-120
SRW	OUT, N		9-121
SRD	OUT, N	01701 0 7 1 101	9-122
SLB	OUT, N	Shift Left Byte, Word, DWord	9-120
SLW	OUT, N		9-121
SLD	OUT, N	Detects Division in the	9-122
RRB	OUT, N	Rotate Right Byte, Word, DWord	9-123
RRW RRD	OUT, N		9-124 9-125
	OUT, N	Pototo I off Dista Maria	
RLB	OUT, N	Rotate Left Byte, Word, DWord	9-123
RLW RLD	OUT, N OUT, N		9-124 9-125
FILL	IN, OUT, N	Fill memory space with	9-125
LILL		pattern	9-113
	Logic	Operations	1
ALD		And for combinations	9-197
OLD		Or for combinations	9-197
LPS		Logic Push (stack control)	9-197
LRD		Logic Read (stack control)	9-197
LPP		Logic Pop (stack control)	9-198
LDS		Load Stack(stack control)	9-198
ANDB	IN1, OUT	Logical And of Byte, Word, and DWord	9-114
ANDW	IN1, OUT	ora, and Dyvolu	9-115
ANDD	IN1 OUT	ì	9-116

ANDD IN1, OUT

9-116

ORB	IN1, OUT	Logical Or of Byte, Word,	9-114			
ORW	IN1, OUT	and DWord	9-115			
ORD	IN1, OUT		9-116			
XORB	IN1, OUT	Logical XOr of Byte,	9-114			
XORW	IN1, OUT	Word, and DWord	9-115			
XORD	IN1, OUT		9-116			
INVB	OUT	Invert Byte, Word and	9-118			
INVW	OUT	DWord	9-118			
INVD	OUT	(1's complement)	9-118			
Tabl	le, Find, and C	onversion Instructions				
ATT	Data, Table	Add data to table	9-107			
LIFO	Table,	Get data from table	9-112			
	Data					
FIFO	Table, Data		9-111			
FND=Src		Find data value in table	9-109			
END 0	Indx	that matches comparison	0.400			
FND<>S	rc, Patrn, Indx		9-109			
FND< Sr			9-109			
FND> Sr	Indx c Patrn		9-109			
	Indx		- 100			
BCDI	OUT	Convert BCD to Integer	9-130			
IBCD	OUT	Convert Integer to BCD	9-130			
DTR	IN, OUT	Convert DWord to Real	9-130			
TRUNC	IN, OUT	Convert Real to DWord	9-131			
ROUND	IN, OUT	Convert Real to DWord	9-131			
DTI	IN, OUT	Convert DWord to Word	9-132			
ITD	IN, OUT	Convert Word to Dword	9-132			
BTI	IN, OUT	Convert Byte to Word	9-133			
ITB	IN, OUT	Convert Word to Byte	9-133			
ATH	IN, OUT,	Convert ASCII to HEX	9-139			
нта	LEN IN, OUT, LEN	Convert HEX to ASCII	9-139			
ITA	IN, OUT, FMT	Convert Integer to ASCII	9-140			
DTA	IN, OUT, FMT	Convert Double Integer to ASCII	9-142			
RTA	IN, OUT, FMT	Convert Real to ASCII	9-143			
DECO	IN, OUT	Decode	9-135			
ENCO	IN, OUT	Encode	9-135			
SEG	IN, OUT	Generate 7–segment pattern	9-137			
	Int	errupt	l			
CRETI		Conditional Return form	9-171			
		Interrupt				
ENI		Enable Interrupts	9-173			
DISI		Disable Interrupts	9-173			
ATCH	INT, EVENT	Attach Interrupt routine to event	9-169			
DTCH	EVENT	Detach event	9-169			
	Comm	nunication				
XMT	TABLE,	Freeport transmission	9-186			
RCV	TABLE,	Freeport receive	9-186			
NETR	PORT TABLE,	message Network Read	9-180			
	PORT					
NETW	TABLE, PORT	Network Write	9-180			
GPA	ADDR,	Get Port Address	9-196			
SPA	PORT ADDR,	Set Port Address	9-196			
U. A	PORT	- Cott oft Address	5 130			
High-Speed Instructions						
HDEF	HSC, Mode	Define High Speed Counter mode	9-27			
HSC	N	Activate High Speed Counter	9-27			
PLS	X	Pulse Output	9-49			
			I			
ĺ						